数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

TAS3218IPZP 数据表(PDF) 18 Page - Texas Instruments

部件名 TAS3218IPZP
功能描述  DIGITAL AUDIO PROCESSOR WITH ANALOG INTERFACE
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TAS3218IPZP 数据表(HTML) 18 Page - Texas Instruments

Back Button TAS3218IPZP Datasheet HTML 14Page - Texas Instruments TAS3218IPZP Datasheet HTML 15Page - Texas Instruments TAS3218IPZP Datasheet HTML 16Page - Texas Instruments TAS3218IPZP Datasheet HTML 17Page - Texas Instruments TAS3218IPZP Datasheet HTML 18Page - Texas Instruments TAS3218IPZP Datasheet HTML 19Page - Texas Instruments TAS3218IPZP Datasheet HTML 20Page - Texas Instruments TAS3218IPZP Datasheet HTML 21Page - Texas Instruments TAS3218IPZP Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 79 page
background image
TAS3218
SLES235 – JULY 2008 ....................................................................................................................................................................................................... www.ti.com
Table 2. Relationship of M8051 SFR Register Map With I2C Registers
RST:
Module reset
0:
Normal operation
1:
Reset SPDIF-TX module (default)
CP:
Copy permit
0:
Copy prohibit (default)
1:
Copy permit
EMP:
Pre-emphasis
0:
No pre-emphasis (default)
1:
50/15 s 2-channel pre-emphasis
CATEGORY:
Category code 7-bit device category code. Default: 0101010
(digital sound processor)
L:
Generation status
0:
Generation 1 or higher (default)
1:
Original
SR:
Sampling rate
00:
44.1 kHz
01:
48 kHz (default)
10:
Reserved
11:
32 kHz
VL:
Validity for left channel
0:
Left channel data is valid (default)
1:
Left channel data is invalid
VR:
Validity for right channel
0:
Right channel data is valid (default)
1:
Right channel data is invalid
SRCNUM:
Source channel number
0000:
Not specified
0001:
1
0010:
2 (default)
0011:
3
. . .
1000:
8
CLKAC:
Clock accuracy
00:
Level II, 1000 ppm
01:
Level III, variable pitch shifted
10:
Level I, 50 ppm (default)
11:
Reserved
WORDLEN:
Sample bit size
0000:
24 bits (default)
0001:
23 bits
0010:
22 bits
. . .
20 bits
0100:
. . .
1000:
16 bits
Others:
Reserved
I2C Register Map for SPDIF
Figure 15 shows system accessible I2C register mapping for controlling the SPDIF module. The mute control
(MTE) uses the same control bits for controlling SDOUT2 mute at subaddress 0x09 and the module reset (RST)
is mapped to subaddress 0x10 together with other power down control bits. Other control bits are mapped to
subaddress 0x16.
18
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): TAS3218



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com