ADE5166 datasheet(62/148 Pages) AD

62 / 148 page

ADE5166/ADE5169

Rev. 0 | Page 62 of 148

Line Cycle Reactive Energy Accumulation Mode

In line cycle reactive energy accumulation mode, the energy

accumulation of the ADE5169 can be synchronized to the

voltage channel zero crossing so that reactive energy can be

accumulated over an integral number of half-line cycles. The

advantages of this mode are similar to those described in the

Line Cycle Active Energy Accumulation Mode section.

In line cycle active energy accumulation mode, the ADE5169

accumulates the reactive power signal in the LVARHR register

(Address 0x06) for an integral number of line cycles, as shown in

Figure 70. The number of half-line cycles is specified in the

LINCYC register (Address 0x12). The ADE5169 can accumulate

active power for up to 65,535 half-line cycles.

Because the reactive power is integrated on an integral number

of line cycles, the CYCEND flag (Bit 2) in the Interrupt Status 3

SFR (MIRQSTH, Address 0xDE) is set at the end of an active

energy accumulation line cycle. If the CYCEND enable bit (Bit 2)

in the Interrupt Enable 3 SFR (MIRQENH, Address 0xDB) is set,

the 8052 core has a pending ADE interrupt. The ADE interrupt

stays active until the CYCEND status bit is cleared (see the Energy

Measurement Interrupts section). Another calibration cycle starts

as soon as the CYCEND flag is set. If the LVARHR register

(Address 0x06) is not read before a new CYCEND flag is set, the

LVARHR register is overwritten by a new value.

When a new half-line cycle is written in the LINCYC register

(Address 0x12), the LVARHR register is reset, and a new accu-

mulation starts at the next zero crossing. The number of half-

line cycles is then counted internally until the value programmed

in LINCYC is reached. This implementation provides a valid

measurement at the first CYCEND interrupt after writing to the

LINCYC register. The line reactive energy accumulation uses

the same signal path as the reactive energy accumulation. The

LSB size of these two registers is equivalent.

LPF1

ACCUMULATE REACTIVE

ENERGY IN INTERNAL

THE LVARHR REGISTER

AT THE END OF LINCYC

HALF-LINE CYCLES

OUTPUT

FROM

LPF2

FROM VOLTAGE

CHANNEL ADC

LINCYC[15:0]

ZERO-CROSSING

DETECTION

LVARHR[23:0]

CALIBRATION

CONTROL

VARDIV[7:0]

VAROS[15:0]

VARGAIN[11:0]

DIGITAL-TO-FREQUENCY

CONVERTER

Figure 70. Line Cycle Reactive Energy Accumulation Mode

ADE5166 数据表(PDF) 62 Page - Analog Devices

ADE5166 数据表(HTML) 62 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载