ST72371 datasheet(76/94 Pages) STMICROELECTRONICS

76 / 94 page

76/94

ST72371/ST72372

8-BIT A/D CONVERTER (ADC)(Cont’d)

4.7.4 Register Description

CONTROL/STATUS REGISTER (CSR)

Read/Write

Reset Value: 0000 0000 (00h)

Bit 7 = COCO Conversion Complete.

This bit is set by hardware. It is cleared by soft-

ware reading the result in the DR register or writing

to the CSR register.

0: Conversion is not complete.

1: Conversion can be read from the DR register.

Bit 6 = Reserved. Must always be cleared.

Bit 5 = ADON A/D converter On.

This bit is set and cleared by software.

0: A/D converter is switched off.

1: A/D converter is switched on.

Note: a typically 30

µs delay time is necessary for

the ADC to stabilize when the ADON bit is set.

Bit 4 = Reserved. Forced by hardware to 0.

Bit 3 = Reserved. Must always be cleared.

Bits 2-0: CH2-CH0 Channel Selection.

These bits are set and cleared by software. They

select the analog input to convert.

Table 21. Channel Selection

(*The number of pins varies according to the de-

vice. Refer to the device pinout).

DATA REGISTER (DR)

Read Only

Reset Value: 0000 0000 (00h)

Bit 7:0 = AD7-AD0 Analog Converted Value.

This register contains the converted analog value

in the range 00h to FFh.

Reading this register reset the COCO flag.

Table 22. ADC Register Map

COCO

ADON

CH2

CH1

CH0

Pin*

CH2

CH1

CH0

AIN0

AIN1

AIN2

AIN3

AIN4

AIN5

AIN6

AIN7

AD7

AD6

AD5

AD4

AD3

AD2

AD1

AD0

Address

(Hex.)

Name

765

3210

CSR

COCO

ADON

CH2

CH1

CH0

AD7 .. AD0

ST72371 数据表(PDF) 76 Page - STMicroelectronics

ST72371 数据表(HTML) 76 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载