数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72371 数据表(PDF) 23 Page - STMicroelectronics

部件名 ST72371
功能描述  8-BIT MCUs WITH 16K ROM/OTP/EPROM,512 BYTES RAM, ADC, DAC (PWM), TIMER, I2C AND SCI
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72371 数据表(HTML) 23 Page - STMicroelectronics

Back Button ST72371 Datasheet HTML 19Page - STMicroelectronics ST72371 Datasheet HTML 20Page - STMicroelectronics ST72371 Datasheet HTML 21Page - STMicroelectronics ST72371 Datasheet HTML 22Page - STMicroelectronics ST72371 Datasheet HTML 23Page - STMicroelectronics ST72371 Datasheet HTML 24Page - STMicroelectronics ST72371 Datasheet HTML 25Page - STMicroelectronics ST72371 Datasheet HTML 26Page - STMicroelectronics ST72371 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 94 page
background image
23/94
ST72371/ST72372
3.4.5 Register Description
MISCELLANEOUS REGISTER (MISCR)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7 = EI4F
Falling Edge Detector Flag.
This bit is set by hardware when a falling edge oc-
curs on the pin assigned to EI4. An interrupt is
generated if EI4ITE=1 It is cleared by software.
0: No falling edge detected on EI4
1: Falling edge detected on EI4
Bit 6 = EI4ITE EI4 Interrupt Enable.
This bit is set and cleared by software.
0: EI4 interrupt disabled
1: EI4 interrupt enabled
Bit 5 = SMS
Slow Mode Select.
This bit is set and cleared by software. It is used to
select the slow or fast mode CPU frequency.
0: fCPU = Oscillator frequency / 6 (slow mode)
1: fCPU = Oscillator frequency / 3 (normal mode)
Bit 4: 1 = Reserved
Bit 0 = POC0 PWM/BRM Output Configuration Bit.
This bits is set and cleared by software. They se-
lect the PWM/BRM output configuration for pins
DA1-DA4.
0: Push-pull
1: Open drain
Note.
DA0 is only Push-Pull Output.
INTERRUPT REGISTER (ITRFRE)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7:5 = EI0F, EI1F, EI2F
Falling Edge Detector
Flags.
These bits are set by hardware when a falling
edge occurs on the pins assigned to EI0, EI1 or
EI2. They are cleared by software. When any of
these bits are set, an interrupt is generated if the
corresponding ITE bit =1 and the I bit in the CC
register = 0.
0: No falling edge detected
1: Falling edge detected
Bit 4 = EI3F
Rising Edge Detector Flag.
This bit is set by hardware when a rising edge oc-
curs on the pin assigned to EI3. It is cleared by
software. When EI3F is set an interrupt is generat-
ed if EI3ITE=1 and the I bit in the CC register = 0.
0: No rising edge detected on EI3
1: Rising edge detected on EI3
Bit 3:0 = EI0ITE, EI1ITE, EI2ITE, EI3ITE
Interrupt
Enable Bits.
These bits are set and cleared by software.
0: Interrupt disabled
1: Interrupt enabled
70
EI4F
EI4ITE
SMS
-
-
-
-
POC0
70
EI0F
EI1F
EI2F
EI3F
EI0ITE
EI1ITE
EI2ITE
EI3ITE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com