ST72371 datasheet(17/94 Pages) STMICROELECTRONICS

部件名	ST72371

功能描述	8-BIT MCUs WITH 16K ROM/OTP/EPROM,512 BYTES RAM, ADC, DAC (PWM), TIMER, I2C AND SCI

PDF	94 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

17 / 94 page

17/94

ST72371/ST72372

RESET (Cont’d)

Table 6. List of sections affected by RESET, WAIT and HALT (Refer to 3.6 for Wait and Halt Modes)

Figure 11. Reset Timing Diagram

Note: Refer to Electrical Characteristics for values of tDDR and tOXOV

Section

RESET

WAIT

HALT

CPU clock running at 4 MHz

Timer Prescaler reset to zero

Timer Counter set to FFFCh

All Timer enable bits set to 0 (disabled)

Data Direction Registers set to 0 (as Inputs)

Set Stack Pointer to 01FFh

Force Internal Address Bus to restart vector FFFEh, FFFFh

Set Interrupt Mask Bit (I-Bit, CC) to 1 (Interrupt disable)

Set Interrupt Mask Bit (I-Bit, CC) to 0 (Interrupt enable)

Reset HALT latch

Reset WAIT latch

Disable Oscillator (for 4096 cycles)

Set Timer Clock to 0

Watchdog counter reset

Watchdog register reset

Port data registers reset

Other on-chip peripherals: registers reset

VDD

OSCIN

fCPU

FFFF

FFFE

RESET

WATCHDOG RESET

tDDR

tOXOV

4096 CPU

CLOCK

CYCLES

DELAY

ST72371 数据表(PDF) 17 Page - STMicroelectronics

ST72371 数据表(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载