ST72371 datasheet(36/94 Pages) STMICROELECTRONICS

36 / 94 page

36/94

ST72371/ST72372

16-BIT TIMER (Cont’d)

4.3.3.3 Input Capture

In this section, the index,

i, may be 1 or 2.

The two input capture 16-bit registers (IC1R and

IC2R) are used to latch the value of the free run-

ning counter after a transition detected by the

ICAP

i pin (see figure 5).

i Rregister is a read-only register.

The active transition is software programmable

through the IEDG

i bit of the Control Register (CRi).

Timing resolution is one count of the free running

counter: (

fCPU/(CC1.CC0)).

Procedure

To use the input capture function select the follow-

ing in the CR2 register:

– Select the timer clock (CC1-CC0) (seeTable 1).

– Select the edge of the active transition on the

ICAP2 pin with the IEDG2 bit.

And select the following in the CR1 register:

– Set the ICIE bit to generate an interrupt after an

input capture.

– Select the edge of the active transition on the

ICAP1 pin with the IEDG1 bit.

When an input capture occurs:

– ICF

i bit is set.

–The IC

iR register contains the value of the free

running counter on the active transition on the

ICAP

i pin (see Figure 6).

– A timer interrupt is generated if the ICIE bit is set

and the I bit is cleared in the CC register. Other-

wise, the interrupt remains pending until both

conditions become true.

Clearing the Input Capture interrupt request is

done in two steps:

1. Reading the SR register while the ICF

i bit is set.

2. An access (read or write) to the IC

iLR register.

Note: After reading the IC

iHR register, transfer of

input capture data is inhibited until the IC

iLR regis-

ter is also read.

The IC

iR register always contains the free running

counter value which corresponds to the most re-

cent input capture.

During HALT mode, if at least one valid input cap-

ture edge occurs on the ICAP

i pin, the input cap-

ture detection circuitry is armed. This does not set

any timer flags, and does not “wake-up” the MCU.

If the MCU is awoken by an interrupt, the input

capture flag will become active, and data corre-

sponding to the first valid edge during HALT mode

will be present.

MS Byte

LS Byte

ICiR

iHR

iLR

ST72371 数据表(PDF) 36 Page - STMicroelectronics

ST72371 数据表(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载