EP1M350 datasheet(10/86 Pages) ALTERA

10 / 86 page

Altera Corporation

Mercury Programmable Logic Device Family Data Sheet

Figure 3. Transmitter Diagram for Source Synchronous Mode

Notes (1), (2)

Notes to Figure 3:

(1)

EP1M350 devices have 18 individual transmitter channels. EP1M120 devices have 8 individual transmitter

channels.

(2)

W = 1 to 12, 14, 16, 18, or 20

B = 1 to 12, 14, 16, 18, or 20

J = 4, 7, 8, 9 to 12, 14, 16, 18, or 20

W, B, and J do not have to be equal.

(3)

This clock pin drives an HSDI PLL only. It does not drive to the logic array.

The Mercury device’s source-synchronous mode also supports the

RapidIO interface protocol at up to 500 Mbps using the LVDS I/O

standard.

f For more information on source synchronous interfacing see

AN 159: Using HSDI in Source-Synchronous Mode in Mercury Devices.

Transmitter

Channel

HSDI_CLK1 (3)

Global Clock

from Receiver

or System Clock

HSDI

PLL1

×W

Serializer

Data from

LEs

Transmitter Channel 1

J Bits Wide

Transmitter

Channel

Transmitter Channel 2

Transmitter

Channel

Transmitter Channel 8

TXOUTCLOCK

EP1M350 数据表(PDF) 10 Page - Altera Corporation

EP1M350 数据表(HTML) 10 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载

链接网址

EP1M350 数据表(PDF) 10 Page - Altera Corporation

EP1M350 数据表(HTML) 10 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表 下载

链接网址

数据表下载