| 数据搜索系统,热门电子元器件搜索 |
|
EP1M350 数据表(PDF) 3 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP1M350 数据表(HTML) 3 Page - Altera Corporation |
|
3 / 86 page ![]() Altera Corporation 3 Mercury Programmable Logic Device Family Data Sheet 13 Tables 2 and 3 show the MercuryTM FineLine BGATM device package sizes, options, and I/O pin counts. General Description Mercury devices integrate high-speed differential transceivers and support for CDR with a speed-optimized PLD architecture. These transceivers are implemented through the dedicated serializer, deserializer, and clock recovery circuitry in the HSDI and incorporate support for the LVDS, LVPECL, and 3.3-V PCML I/O standards. This circuitry, together with enhanced I/O elements (IOEs) and support for numerous I/O standards, allows Mercury devices to meet high-speed interface requirements. Mercury devices are the first PLDs optimized for core performance. These LUT-based, enhanced memory devices use a network of fast routing resources to achieve optimal performance. These resources are ideal for data-path, register-intensive, mathematical, digital signal processing (DSP), or communications designs. Table 2. Mercury Package Sizes Feature 484-Pin FineLine BGA 780-Pin FineLine BGA Pitch (mm) 1.00 1.00 Area (mm2)529 841 Length × width (mm × mm) 23 × 23 29 × 29 Table 3. Mercury Package Options & I/O Count Device 484-Pin FineLine BGA 780-Pin FineLine BGA EP1M120 303 EP1M350 486 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |