数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP2116ACPZ-R7 数据表(PDF) 34 Page - Analog Devices

部件名 ADP2116ACPZ-R7
功能描述  Configurable, Dual 3 A/Single 6 A, Synchronous, Step-Down DC-to-DC Regulator
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP2116ACPZ-R7 数据表(HTML) 34 Page - Analog Devices

Back Button ADP2116ACPZ-R7 Datasheet HTML 28Page - Analog Devices ADP2116ACPZ-R7 Datasheet HTML 29Page - Analog Devices ADP2116ACPZ-R7 Datasheet HTML 30Page - Analog Devices ADP2116ACPZ-R7 Datasheet HTML 31Page - Analog Devices ADP2116ACPZ-R7 Datasheet HTML 32Page - Analog Devices ADP2116ACPZ-R7 Datasheet HTML 33Page - Analog Devices ADP2116ACPZ-R7 Datasheet HTML 34Page - Analog Devices ADP2116ACPZ-R7 Datasheet HTML 35Page - Analog Devices ADP2116ACPZ-R7 Datasheet HTML 36Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 34 / 36 page
background image
ADP2116
Rev. 0 | Page 34 of 36
POWER DISSIPATION AND THERMAL CONSIDERATIONS
Power dissipated by the ADP2116 dual switching regulator is a
major factor that affects the efficiency of the two dc-to-dc
converters. The efficiency is given by
Transition losses occur because the P-channel power MOSFET
cannot be turned on or off instantaneously. The amount of
transition loss is calculated by
100%
×
=
IN
OUT
P
P
Efficiency
(21)
PTRAN = VIN × IOUT × (tRISE + tFALL) × fSW
(26)
where tRISE and tFALL are the rise time and the fall time of the
switching node. In the ADP2116, the rise and fall times of the
switching node are in the order of 5 ns.
where:
PIN is the input power.
POUT is the output power.
The power dissipated by the regulator increases the die junction
temperature, TJ, above the ambient temperature, TA.
The difference between the input power and the output power
is the power loss given by
TJ = TA + TR
(27)
PLOSS = PIN − POUT
where the temperature rise, TR, is proportional to the power
dissipation in the package, PD.
The power loss of the step-down dc-to-dc converter is
approximated by
PLOSS = PD + PL
(22)
The proportionality coefficient is defined as the thermal resistance
from the junction of the die to the ambient temperature.
TR = θJA × PD
(28)
where:
PD is the power dissipation on the ADP2116.
PL is the inductor power losses.
where
θJA is the junction ambient thermal resistance (34°C/W
for the JEDEC 1S2P board; see Table 2).
The inductor losses are estimated (without core losses) by
PL
IOUT2 × DCRL
(23)
When designing an application for a particular ambient
temperature range, calculate the expected ADP2116 power
dissipation (PD) due to conductive, switching, and transition
losses of both channels by using Equation 24, Equation 25,
and Equation 26, and estimate the temperature rise by using
Equation 27 and Equation 28. The reliable operation of the
two converters can be achieved only if the estimated die junction
temperature of the ADP2116 (Equation 27) is less than 125°C.
Therefore, at higher ambient temperatures, reduce the power
dissipation of the system. Figure 75 shows the power derating for
elevated ambient temperatures at various airflow conditions. The
area below the curves is the safe operation area for the ADP2116
dual regulators.
where:
IOUT is the dc load current.
DCRL is the inductor series resistance.
The ADP2116 power dissipation, PD, includes the power switch
conductive losses, the switch losses, and the transition losses of
each channel.
The power switch conductive losses are due to the output current
(IOUT) flowing through the P-channel MOSFET and the N-channel
MOSFET power switches that have internal resistance (RDSON).
The amount of conductive power loss can be calculated by
PCOND = [RDSON-P × D + RDSON-N × (1 − D)] × IOUT2
(24)
where:
D is the duty cycle, determined by D = VOUT/VIN.
RDSON-P is the internal resistance of the P-channel MOSFET.
RDSON-N is the internal resistance of the N-channel MOSFET.
Switching losses are associated with the current drawn by the
driver to turn the power of the devices on and off at the switching
frequency. The amount of switching power loss is given by
PSW = (CGATE-P + CGATE-N) × VIN2 × fSW
(25)
2.2
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
70
115
100
85
AMBIENT TEMPERATURE (°C)
AIR VELOCITY = 0 LFM
AIR VELOCITY = 200 LFM
AIR VELOCITY = 500 LFM
where:
CGATE-P is the P-channel MOSFET gate capacitance.
CGATE-N is the N-channel MOSFET gate capacitance.
Figure 75. Power Dissipation Derating (JEDEC 1S2P Board)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com