| 数据搜索系统,热门电子元器件搜索 |
|
DM9013 数据表(PDF) 49 Page - Davicom Semiconductor, Inc. |
|
|
|||||||||||||||||||||||||||||
DM9013 数据表(HTML) 49 Page - Davicom Semiconductor, Inc. |
|
49 / 75 page ![]() DM9013 3-port switch with Processor Interface Preliminary datasheet 49 DM9013-15-DS-P03 April 9, 2009 1 = Force 100Mbps good link status This bit is useful for diagnostic purposes 6 Reserved 0, RW Reserved Force to 0 in application. 5 COL_LED 0, RW COL LED Control (valid in PHY test mode) 4 RPDCTR-EN 1, RW Reduced Power Down Control Enable This bit is used to enable automatic reduced power down 0 = Disable automatic reduced power down 1 = Enable automatic reduced power down 3 SMRST 0, RW Reset State Machine When writes 1 to this bit, all state machines of PHY will be reset. This bit is self-clear after reset is completed 2 MFPSC 1, RW MF Preamble Suppression Control MII frame preamble suppression control bit 0 = MF preamble suppression bit off 1 = MF preamble suppression bit on 1 SLEEP 0, RW Sleep Mode Writing a 1 to this bit will cause PHY entering the Sleep mode and power down all circuit except oscillator and clock generator circuit. When waking up from Sleep mode (write this bit to 0), the configuration will go back to the state before sleep; but the state machine will be reset 0 RLOUT 0, RW Remote Loop out Control When this bit is set to 1, the received data will loop out to the transmit channel. This is useful for bit error rate testing |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |