数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

DM9013 数据表(PDF) 28 Page - Davicom Semiconductor, Inc.

部件名 DM9013
功能描述  10/100 Mbps 3-port Ethernet Switch Controller with General Processor Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DAVICOM [Davicom Semiconductor, Inc.]
网页  http://www.davicom.com.tw
标志 DAVICOM - Davicom Semiconductor, Inc.

DM9013 数据表(HTML) 28 Page - Davicom Semiconductor, Inc.

Back Button DM9013 Datasheet HTML 24Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 25Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 26Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 27Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 28Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 29Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 30Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 31Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 32Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 75 page
background image
DM9013
3-port switch with Processor Interface
28
Preliminary datasheet
DM9013-15-DS-P03
April 9, 2009
6.38 VLAN Control Register (53H)
Bit
Name
Default
Description
7
TOS6
PE0,RW
Full ToS Using Enable
0: check most significant 3-bit only of TOS
1: check most significant 6-bit of TOS
6
RESERVED
0,RO
Reserved
5
UNICAST
PE0,RW
Unicast packet can across VLAN boundary
4
VIDFF
PE0,RW
Replace VIDFF
3
VID1
PE0,RW
Replace VID01
2
VID0
PE0,RW
Replace VID0
1
PRI
PE0,RW
Replace priority field in the tag
0
VLAN
PE0,RW
VLAN mode enable
0: port-base VLAN
1: 802.1Q base VLAN mode enable
6.39 Switch Status Register (54H)
Bit
Name
Default
Description
7
MEM_BIST
PH0,RO
Address Memory Test BIST Status
0: OK
1: Fail
6:0
RESERVED
0,RO
Reserved
6.40 Bandwidth LED Control Register (55H)
Bit
Name
Default
Description
7,6
RESERVED
PH0,RW
Reserved
5
P2_TX
PH1,RW
Port 2 transmit as event of bandwidth LED source
4
P2_RX
PH0,RW
Port 2 receive as event of bandwidth LED source
3
P1_TX
PH1,RW
Port 1 transmit as event of bandwidth LED source
2
P1_RX
PH0,RW
Port 1 receive as event of bandwidth LED source
1
P0_TX
PH1,RW
Port 0 transmit as event of bandwidth LED source
0
P0_RX
PH0,RW
Port 0 receive as event of bandwidth LED source
6.41 Per Port Control/Status Index Register (60H)
Bit
Name
Default
Description
7:5
reserved
PHS0,RW reserved
4:2
reserved
0,RO
reserved
1:0
INDEX
PHS0,RW Port index for register 61h~84h
Write the port number to this register before write/read register 61h~84h.
6.42 Per Port Control Data Register (61H)
Bit
Name
Default
Description
7
RESERVED
PE0,RW
Reserved
6
PARTI_EN
PE0,RW
Enable Partition Detection
5
NO_DIS_RX
PE0,RW
Not Discard RX Packets when Ingress Bandwidth Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com