数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DM9013 数据表(PDF) 32 Page - Davicom Semiconductor, Inc.

部件名 DM9013
功能描述  10/100 Mbps 3-port Ethernet Switch Controller with General Processor Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DAVICOM [Davicom Semiconductor, Inc.]
网页  http://www.davicom.com.tw
标志 DAVICOM - Davicom Semiconductor, Inc.

DM9013 数据表(HTML) 32 Page - Davicom Semiconductor, Inc.

Back Button DM9013 Datasheet HTML 28Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 29Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 30Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 31Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 32Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 33Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 34Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 35Page - Davicom Semiconductor, Inc. DM9013 Datasheet HTML 36Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 75 page
background image
DM9013
3-port switch with Processor Interface
32
Preliminary datasheet
DM9013-15-DS-P03
April 9, 2009
6.50 Per Port Block Unknown ports Control Register (6BH)
Bit
Name
Default
Description
7:4
RESERVED
PH0,RW Reserved
3:0
BLK_UKP
PH0,RW Ports of unknown packet be blocked
6.51 Per Port Priority Queue Control Register (6DH)
Bit
Name
Default
Description
7
TAG_OUT
PE0,RW
Output Packet Tagging Enable
6
PRI_DIS
PE0,RW
Priority Queue Disable
5
WFQUE
PE0,RW
8:4:2:1
0: queue 3 > 2 > 1 > 0
1: 8:4:2:1
4
TOS_PRI
PE0,RW
Priority ToS over VLAN
3
TOS_OFF
PE0,RW
ToS Priority Classification disable
2
PRI_OFF
PE0,RW
802.1 p Priority Classification disable
1:0
P_PRI
PE0,RW
Port Base priority
00= queue 0, 01=queue 1, 10=queue 2, 11=queue 3
6.52 Per Port VLAN Tag Low Byte Register (6EH)
Bit
Name
Default
Description
7:0
VID70
PE01,RW
VID[7:0]
6.53 Per Port VLAN Tag High Byte Register (6FH)
Bit
Name
Default
Description
7:5
PRI
PE0,RW
Tag [15:13]
4
CFI
PE0,RW
Tag[12]
3:0
VID118
PE0,RW
VID[11:8]
6.54 MIB counter Port Index Register (80H)
Bit
Name
Default
Description
7
READY
P0,RO
MIB counter data is ready
When this register is written with INDEX data, this bit is cleared and the MIB
counter reading is in progress. After end of read MIB counter, the MIB data is
loaded into register 81H~84H, and this bit is set to indicate that the MIB data is
ready.
6:5
reserved
0,RO
Reserved
4:0
INDEX
PHS0,RW MIB counter index 0~9, each counter is 32-bit in Register 81h~84h.
Write the MIB counter index to this register before read them.
6.55 MIB counter Data Register (81H~84H)
Bit
Name
Default
Description
81H
Counter0
X,RO
Counter’s data bit 7~0
82H
Counter1
X,RO
Counter’s data bit 15~8
83H
Counter2
X,RO
Counter’s data bit 23~16
84H
Counter3
X,RO
Counter’s data bit 31~24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com