| 数据搜索系统,热门电子元器件搜索 |
|
CS4294/CS4298 数据表(PDF) 12 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4294/CS4298 数据表(HTML) 12 Page - Cirrus Logic |
|
12 / 66 page ![]() CS4202 12 DS549PP2 2. GENERAL DESCRIPTION The CS4202 is a mixed-signal serial audio codec with integrated headphone power amplifier com- pliant with the Intel® Audio Codec ’97 Specifica- tion, revision 2.2 [6] (referred to as AC ’97). It is designed to be paired with a digital controller, typ- ically located on the PCI bus or integrated within the system core logic chip set. The controller is re- sponsible for all communications between the CS4202 and the remainder of the system. The CS4202 contains two distinct functional sections: digital and analog. The digital section includes the AC-link interface, S/PDIF interface, serial data port, GPIO, power management support, and Sam- ple Rate Converters (SRCs). The analog section in- cludes the analog input multiplexer (mux), stereo input mixer, stereo output mixer, mono output mix- er, headphone amplifier, stereo Analog-to-Digital Converters (ADCs), stereo Digital-to-Analog Con- verters (DACs), and their associated volume con- trols. 2.1 AC-Link All communication with the CS4202 is established with a 5-wire digital interface to the controller called the AC-link. This interface is shown in Figure 7. All clocking for the serial communication is synchronous to the BIT_CLK signal. BIT_CLK is generated by the primary audio codec and is used to clock the controller and any secondary audio co- decs. Both input and output AC-link audio frames are organized as a sequence of 256 serial bits form- ing 13 groups referred to as ‘slots’. During each au- dio frame, data is passed bi-directionally between the CS4202 and the controller. The input frame is driven from the CS4202 on the SDATA_IN line. The output frame is driven from the controller on the SDATA_OUT line. The controller is also re- sponsible for issuing reset commands via the RE- SET# signal. Following a Cold Reset, the CS4202 is responsible for notifying the controller that it is ready for operation after synchronizing its internal functions. The CS4202 AC-link signals must use the same digital supply voltage as the controller, ei- ther +5 V or +3.3 V. See Section 3, AC-Link Frame Definition, for detailed AC-link information. CODEC SYNC BIT_CLK SDATA_OUT SDATA_IN RESET# Digital AC'97 Controller AC'97 Figure 7. AC-link Connections |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |