CS4294SLASHCS4298 datasheet(30/66 Pages) CIRRUS

30 / 66 page

CS4202

DS549PP2

4.12

Extended Audio ID Register (Index 28h)

ID[1:0]

Codec ID. These bits indicate the current codec configuration. When ID[1:0] = 00, the

CS4202 is the primary audio codec. When ID[1:0] = 01, 10, or 11, the CS4202 is a secondary

audio codec. The state of the ID[1:0] bits is determined at power-up from the ID[1:0]# pins

and the current clocking scheme, see Table 18 on page 49.

REV[1:0]

AC ’97 Revision. The REV[1:0] bits indicate which version of the AC ’97 specification the co-

dec complies with. These bits always return ‘01’, indicating the CS4202 complies with

version 2.2 of the AC ’97 specification.

AMAP

Audio Slot Mapping. The AMAP bit indicates whether the AC ’97 2.2 compliant AC-link slot to

audio DAC mapping is supported. This bit always returns ‘1’, indicating that audio slot map-

ping is supported. The PCM playback and capture slots are mapped according to Table 8 on

page 30.

DSA[1:0]

DAC Slot Assignment. The DSA[1:0] bits control the mapping of output slots to the DAC/SRC

block as well as the serial data port. To satisfy AC ‘97 2.2 AMAP requirements, the default for

these bits will depend on the Codec ID as shown in Table 9. See Table 8 for all available Slot

Map settings.

SPDIF

Sony/Philips Digital Interface. The SPDIF bit is ‘set’, indicating that the optional S/PDIF trans-

mitter is supported.

VRA

Variable Rate PCM Audio. The VRA bit indicates whether variable rate PCM audio is support-

ed. This bit always returns ‘1’, indicating that variable rate PCM audio is available.

Default

x605h. The Extended Audio ID Register (Index 28h) is a read-only register, except for the

DSA[1:0] bits which are read/write.

D15

D14

D13

D12

D11

D10

ID1

ID0

REV1 REV0 AMAP

DSA1 DSA0

SPDIF

VRA

Slot Assignment

Slot Mapping

DSA1

SPSA1

ASA1

DSA0

SPSA0

ASA0

DAC

SDOUT

SDO2

S/PDIF

ADC

LRLRLRLRL

347869343

7869

787

696

----

Table 8. Slot Mapping for the CS4202

Codec ID

DSA[1:0]

default

SPSA[1:0]

default

ASA[1:0]

default

000

101

201

310

Table 9. Slot Assignment Defaults

CS4294/CS4298 数据表(PDF) 30 Page - Cirrus Logic

CS4294/CS4298 数据表(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载

链接网址

CS4294/CS4298 数据表(PDF) 30 Page - Cirrus Logic

CS4294/CS4298 数据表(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表 下载

链接网址

数据表下载