数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS4294/CS4298 数据表(PDF) 31 Page - Cirrus Logic

部件名 CS4294/CS4298
功能描述  Audio Codec ??7 with Headphone Amplifier
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS4294/CS4298 数据表(HTML) 31 Page - Cirrus Logic

Back Button CS4294/CS4298 Datasheet HTML 27Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 28Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 29Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 30Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 31Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 32Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 33Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 34Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 35Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 66 page
background image
CS4202
DS549PP2
31
4.13
Extended Audio Status/Control Register (Index 2Ah)
SPCV
S/PDIF Configuration Valid. This read-only bit indicates the status of the S/PDIF transmitter
subsystem, enabling the driver to determine if the currently programmed S/PDIF configura-
tion is supported. SPCV is always valid, independent of the S/PDIF enable bit status.
SPSA[1:0]
S/PDIF Slot Assignment. These bits control the mapping of output slots to the S/PDIF trans-
mitter. To satisfy AC ‘97 2.2 AMAP requirements, the default for these bits will depend on the
Codec ID as shown in Table 9 on page 30. See Table 8 on page 30 for all available Slot Map
settings.
SPDIF
Enable Sony/Philips Digital Interface. This bit enables S/PDIF data transmission on the
SPDIF_OUT pin. The SPDIF bit routes the left and right channel data from the AC ’97 con-
troller or from the ADC output to the S/PDIF transmitter block. The actual data routed to the
S/PDIF block are controlled through the configuration of the SPSA[1:0] bits and the ASPM bit
in the AC Mode Control Register (Index 5Eh).
VRA
Enable Variable Rate Audio. When ‘set’, the VRA bit allows access to the PCM Front DAC
Rate Register (Index 2Ch) and the PCM L/R ADC Rate Register (Index 32h). This bit must
be ‘set’ in order to use variable PCM playback or capture rates. The VRA bit also serves as
a powerdown for the DAC and ADC SRC blocks. Clearing VRA will reset the PCM Front DAC
Rate Register (Index 2Ch) and the PCM L/R ADC Rate Register (Index 32h) to their default
values. The SRC data path is flushed and the Slot Request bits for the currently active DAC
slots will be fixed at ‘0’.
Default
0410h
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
00000
SPCV
0000
SPSA1 SPSA0
0
SPDIF
0
VRA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com