数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA015 数据表(PDF) 14 Page - STMicroelectronics

部件名 STA015
功能描述  MPEG 2.5 LAYER III AUDIO DECODER WITH ADPCM CAPABILITY
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA015 数据表(HTML) 14 Page - STMicroelectronics

Back Button STA015 Datasheet HTML 10Page - STMicroelectronics STA015 Datasheet HTML 11Page - STMicroelectronics STA015 Datasheet HTML 12Page - STMicroelectronics STA015 Datasheet HTML 13Page - STMicroelectronics STA015 Datasheet HTML 14Page - STMicroelectronics STA015 Datasheet HTML 15Page - STMicroelectronics STA015 Datasheet HTML 16Page - STMicroelectronics STA015 Datasheet HTML 17Page - STMicroelectronics STA015 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 56 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
STA015
14/56
Figure 14. Input from BITSTREAM, Output from GPSO
Figure 15. Input from ADC, Output from GPSO
5.0 I2C BUS SPECIFICATION
The STA015 supports the I2C protocol. This protocol defines any device that sends data on to the bus as
a transmitter and any device that reads the data as a receiver. The device that controls the data transfer
is known as the master and the others as the slave. The master always starts the transfer and provides
the serial clock for synchronisation. The STA015 is always a slave device in all its communications.
5.1 COMMUNICATION PROTOCOL
3.1.0 - Data transition or change
Data changes on the SDA line must only occur when the SCL clock is low. SDA transition while the clock
is high are used to identify START or STOP condition.
5.1.1 Start condition
START is identified by a high to low transition of the data bus SDA signal while the clock signal SCL is
stable in the high state. A START condition must precede any command for data transfer.
5.1.2 Stop condition
STOP is identified by low to high transition of the data bus SDA signal while the clock signal SCL is stable
in the high state. A STOP condition terminates communications between STA015 and the bus master.
5.1.3 Acknowledge bit
An acknowledge bit is used to indicate a successful data transfer. The bus transmitter, either master or
slave, releases the SDA bus after sending 8 bit of data. During the 9th clock pulse the receiver pulls the
SDA bus low to acknowledge the receipt of 8 bits of data.
SDI
GPSO_REQ
GPSO_SCKR
GPSO_DATA
SCKR
LRCKT
SCKT
SDO
OCLK
DATA_REQ
MCU
DAC
STA015
BIT_EN
I2C
D99AU1122A
TQFP44
LFBGA64
GPSO_SCKR
GPSO_REQ
LRCK_ADC
SCK_ADC
SDI_ADC
GPSO_DATA
MCU
ADC
MASTER
DAC
STA015
D99AU1124A
OCLK
SDO
SCKT
LRCKT
TQFP44
LFBGA64



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com