MPC8572ECLPXATLD datasheet(26/140 Pages) FREESCALE

26 / 140 page

MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

DDR2 and DDR3 SDRAM Controller

Figure 6 provides the AC test load for the DDR2 and DDR3 Controller bus.

Figure 6. DDR2 and DDR3 Controller bus AC Test Load

6.2.3

DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential electrical specifications for the DDR2 and DDR3

SDRAM controller interface of the MPC8572E.

NOTE

VID specifies the input differential voltage |VTR -VCP| required for

switching, where VTR is the true input signal (such as MCK or MDQS) and

VCP is the complementary input signal (such as MCK or MDQS).

Table 18 provides the differential specifications for the MPC8572E differential signals MDQS/MDQS and

MCK/MCK when in DDR2 mode.

Table 18. DDR2 SDRAM Differential Electrical Characteristics

Parameter/Condition

Symbol

Min

Max

Unit

Notes

DC Input Signal Voltage

VIN

–0.3

GVDD + 0.3

—

DC Differential Input Voltage

VID

——

—

AC Differential Input Voltage

VIDAC

——

—

DC Differential Output Voltage

VOH

——

—

AC Differential Output Voltage

VOHAC

JEDEC: 0.5

JEDEC: GVDD + 0.6

—

AC Differential Cross-point Voltage

VIXAC

——

—

Input Midpoint Voltage

VMP

——

—

Output

Z0 = 50 Ω

RL = 50 Ω

GVDD/2

VTR

VCP

GND

GVDD

VMP

VID or VOD

VIX or VOX

VIN

MPC8572ECLPXATLD 数据表(PDF) 26 Page - Freescale Semiconductor, Inc

MPC8572ECLPXATLD 数据表(HTML) 26 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载