| 数据搜索系统,热门电子元器件搜索 |
|
MPC8572ECLPXATLD 数据表(PDF) 54 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8572ECLPXATLD 数据表(HTML) 54 Page - Freescale Semiconductor, Inc |
|
54 / 140 page ![]() MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4 54 Freescale Semiconductor Local Bus Controller (eLBC) Table 47 provides the DC electrical characteristics for the local bus interface operating at BVDD = 1.8 V DC. 10.2 Local Bus AC Electrical Specifications Table 48 describes the general timing parameters of the local bus interface at BVDD = 3.3 V DC. Table 47. Local Bus DC Electrical Characteristics (1.8 V DC) Parameter Symbol Min Max Unit Supply voltage 1.8V BVDD 1.71 1.89 V High-level input voltage VIH 0.65 x BVDD BVDD + 0.3 V Low-level input voltage VIL –0.3 0.35 x BVDD V Input current (BVIN 1 = 0 V or BV IN = BVDD) IIN TBD TBD μA High-level output voltage (IOH = –100 μA) VOH BVDD – 0.2 — V High-level output voltage (IOH = –2 mA) VOH BVDD – 0.45 — V Low-level output voltage (IOL = 100 μA) VOL —0.2 V Low-level output voltage (IOL = 2 mA) VOL —0.45 V Note: 1. The symbol BVIN, in this case, represents the BVIN symbol referenced in Table 1. Table 48. Local Bus General Timing Parameters (BVDD = 3.3 V DC)—PLL Enabled At recommended operating conditions with BVDD of 3.3 V ± 5%. Parameter Symbol 1 Min Max Unit Notes Local bus cycle time tLBK 6.67 12 ns 2 Local bus duty cycle tLBKH/tLBK 43 57 % — LCLK[n] skew to LCLK[m] or LSYNC_OUT tLBKSKEW — 150 ps 7,8 Input setup to local bus clock (except LGTA/LUPWAIT) tLBIVKH1 1.8 — ns 3, 4 LGTA/LUPWAIT input setup to local bus clock tLBIVKH2 1.7 — ns 3, 4 Input hold from local bus clock (except LGTA/LUPWAIT) tLBIXKH1 1.0 — ns 3, 4 LGTA/LUPWAIT input hold from local bus clock tLBIXKH2 1.0 — ns 3, 4 LALE output negation to high impedance for LAD/LDP (LATCH hold time) tLBOTOT 1.5 — ns 6 Local bus clock to output valid (except LAD/LDP and LALE) tLBKHOV1 —2.3 ns — Local bus clock to data valid for LAD/LDP tLBKHOV2 —2.4 ns 3 Local bus clock to address valid for LAD tLBKHOV3 —2.3 ns 3 Local bus clock to LALE assertion tLBKHOV4 —2.3 ns 3 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |