MPC8572ECLPXATLD datasheet(47/140 Pages) FREESCALE

47 / 140 page

MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

8.3.4

SGMII AC Timing Specifications

This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver

characteristics are measured at the transmitter outputs (SD2_TX[n] and SD2_TX[n]) or at the receiver

inputs (SD2_RX[n] and SD2_RX[n]) as depicted in Figure 25, respectively.

8.3.4.1

SGMII Transmit AC Timing Specifications

Table 39 provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.

8.3.4.2

SGMII Receive AC Timing Specifications

Table 40 provides the SGMII receive AC timing specifications. Source synchronous clocking is not

supported. Clock is recovered from the data. Figure 24 shows the SGMII receiver input compliance mask

eye diagram.

Table 39. SGMII Transmit AC Timing Specifications

At recommended operating conditions with XVDD_SRDS2 = 1.1V ± 5%.

Parameter

Symbol

Min

Typ

Max

Unit

Notes

Deterministic Jitter

—

0.17

UI p-p

—

Total Jitter

—

0.35

UI p-p

—

Unit Interval

799.92

800

800.08

VOD fall time (80%-20%)

tfall

—

120

—

VOD rise time (20%-80%)

trise

—

120

—

Notes:

1. Each UI is 800 ps ± 100 ppm.

Table 40. SGMII Receive AC Timing Specifications

At recommended operating conditions with XVDD_SRDS2 = 1.1V ± 5%.

Parameter

Symbol

Min

Typ

Max

Unit

Notes

Deterministic Jitter Tolerance

0.37

—

UI p-p

Combined Deterministic and Random Jitter Tolerance

JDR

0.55

—

UI p-p

Sinusoidal Jitter Tolerance

JSIN

0.1

—

UI p-p

Total Jitter Tolerance

0.65

—

UI p-p

Bit Error Ratio

BER

—

10-12

——

Unit Interval

799.92

800

800.08

AC Coupling Capacitor

CTX

—

200

Notes:

1. Measured at receiver.

2. Each UI is 800 ps ± 100 ppm.

3. The external AC coupling capacitor is required. It is recommended to be placed near the device transmitter outputs.

4. Refer to RapidIO™ 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications.

MPC8572ECLPXATLD 数据表(PDF) 47 Page - Freescale Semiconductor, Inc

MPC8572ECLPXATLD 数据表(HTML) 47 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MPC8572ECLPXATLD 数据表(PDF) 47 Page - Freescale Semiconductor, Inc

MPC8572ECLPXATLD 数据表(HTML) 47 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载