 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MPC8572ECLPXATLD 数据表(PDF) 55 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8572ECLPXATLD 数据表(HTML) 55 Page - Freescale Semiconductor, Inc |
|
|
55 / 140 page  MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4 Freescale Semiconductor 55 Local Bus Controller (eLBC) Table 49 describes the general timing parameters of the local bus interface at BVDD = 2.5 V DC. Output hold from local bus clock (except LAD/LDP and LALE) tLBKHOX1 0.7 — ns 3 Output hold from local bus clock for LAD/LDP tLBKHOX2 0.7 — ns 3 Local bus clock to output high Impedance (except LAD/LDP and LALE) tLBKHOZ1 —2.5 ns 5 Local bus clock to output high impedance for LAD/LDP tLBKHOZ2 —2.5 ns 5 Note: 1. The symbols used for timing specifications herein follow the pattern of t(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case for clock one(1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time. 2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode. 3. All signals are measured from BVDD/2 of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL bypass mode to 0.4 × BVDD of the signal in question for 3.3-V signaling levels. 4. Input timings are measured at the pin. 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification. 6. tLBOTOT is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBOTOT is programmed with the LBCR[AHD] parameter. 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BVDD/2. 8. Guaranteed by design. Table 49. Local Bus General Timing Parameters (BVDD = 2.5 V DC)—PLL Enabled At recommended operating conditions with BVDD of 2.5 V ± 5% Parameter Symbol 1 Min Max Unit Notes Local bus cycle time tLBK 6.67 12 ns 2 Local bus duty cycle tLBKH/tLBK 43 57 % — LCLK[n] skew to LCLK[m] or LSYNC_OUT tLBKSKEW — 150 ps 7, 8 Input setup to local bus clock (except LGTA/LUPWAIT) tLBIVKH1 1.9 — ns 3, 4 LGTA/LUPWAIT input setup to local bus clock tLBIVKH2 1.8 — ns 3, 4 Input hold from local bus clock (except LGTA/LUPWAIT) tLBIXKH1 1.1 — ns 3, 4 LGTA/LUPWAIT input hold from local bus clock tLBIXKH2 1.1 — ns 3, 4 LALE output negation to high impedance for LAD/LDP (LATCH hold time) tLBOTOT 1.5 — ns 6 Local bus clock to output valid (except LAD/LDP and LALE) tLBKHOV1 —2.4 ns — Table 48. Local Bus General Timing Parameters (BVDD = 3.3 V DC)—PLL Enabled (continued) At recommended operating conditions with BVDD of 3.3 V ± 5%. (continued) Parameter Symbol 1 Min Max Unit Notes |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
