L6460 datasheet(74/139 Pages) STMICROELECTRONICS

74 / 139 page

Power bridges

L6460

74/139

Doc ID 17713 Rev 1

Here after are summarized the primary features of the regulator(s):

–

Synchronous rectification

–

Automatic low side disabling when current in the inductance reaches 0 to optimize

efficiency at low load

–

Pulse skipping control

–

Internally generated PWM

–

Cycle by cycle current limiting using internal current sensor

–

Protected against load short circuit

–

Soft start circuitry

–

Under voltage signal (both continuous and latched) accessible through serial

interface.

Figure 19.

Regulator block diagram

Depending on the load current, there could be the necessity to add a Schottky diode on

output to reduce internal thermal dissipation. This diode must be placed near to the pin and

must be fast recovery and low series resistance type.

For detail about pulse skipping please refer to main switching regulator Section 13.3 on

page 54.

The output voltage will be externally set by a divider network connected on feedback pin. To

reduce as much as possible the regulation voltage error L6460 has the possibility to switch

between four regulator feedback voltage references (and, as a consequence, four under-

Vout

Vsupply

Half Bridge OUT

High Side

Driver

Control

Logic

CurrentSense

Charge pump Voltage

GPIO USED as FB

Voltage

Loop Control

Regulator Ref

Under voltage

Threshold

Filter

Low Side

Driver

From Central Logic

Regulator Freq

To Central Logic

Obtained using spare analo

/di

gital blocks

BridgeSense

Vref= 0.8V

N.C.

Vref=3V

SelFBRef

L6460 数据表(PDF) 74 Page - STMicroelectronics

L6460 数据表(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载