数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L6460 数据表(PDF) 36 Page - STMicroelectronics

部件名 L6460
功能描述  SPI configurable stepper and DC multi motor driver
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L6460 数据表(HTML) 36 Page - STMicroelectronics

Back Button L6460 Datasheet HTML 32Page - STMicroelectronics L6460 Datasheet HTML 33Page - STMicroelectronics L6460 Datasheet HTML 34Page - STMicroelectronics L6460 Datasheet HTML 35Page - STMicroelectronics L6460 Datasheet HTML 36Page - STMicroelectronics L6460 Datasheet HTML 37Page - STMicroelectronics L6460 Datasheet HTML 38Page - STMicroelectronics L6460 Datasheet HTML 39Page - STMicroelectronics L6460 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 139 page
background image
Watchdog circuit
L6460
36/139
Doc ID 17713 Rev 1
6
Watchdog circuit
The Watchdog timer can be used to reset L6460 if it is not serviced by the firmware that can
periodically write at logic level “1’ the ClrWDog bit in the WatchDogStatus register.
This circuit is disabled by default; firmware can enable it by setting at logic level ‘1’ the
WDEnable bit in the WatchDogCfg register.
When the Watchdog timeout event happens, L6460 sets to ‘1’ a latched bit WDTimeOut in
theWatchDogStatus register that can be read using SPI interface; once this bit is set it can
be cleared in three ways:
by writing a ‘1’ in the WDClear bit in the WatchDogStatus register.
by writing a ‘1’ in the SoftReset bit in the WatchDogStatus register.
by a POR event.
The Watchdog function includes also a warning bit WDWarning to indicate, via serial
interface or via the circuit called Interrupt Controller (see Chapter 21) that the watchdog is
near to its timeout; this bit is asserted to logic level “1” exactly one watch dog clock period
(WD_Tclk) before the watchdog timeout happens. Firmware can enable the WDTimeOut
signal to cause an “nRst_int” event by setting to logic ‘1’ the WDEnnRst bit.
Figure 6.
Watchdog circuit block diagram
The watchdog timeout has an imprecision of maximum one WD_Tclk. The effective
programmed WD time is changed in the register only when the watchdog circuit is serviced
by firmware with ClrWDog bit. At this time the watchdog timer is reset and the new value of
the WD delay value is loaded.
The watchdog timer can be programmed to generate different timeouts using the
WDdelay[3:0] bits in the WatchDogCfg register according to following table.
Frequency divider
Fosc
WD_clk Watchdog counter
To SPI
To nRSTint
generation circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com