L6460 datasheet(41/139 Pages) STMICROELECTRONICS

41 / 139 page

L6460

Start-up configurations

Doc ID 17713 Rev 1

41/139

8.3

Slave device mode

In slave device mode, L6460 consider the nAWAKE pin as an input enable. Since this is now

a digital pin, the current pull up source inside the nAWAKE circuit is disabled.

At the startup, if the nAWAKE pin is found to be low for a period higher than tAWAKEFILT,

L6460 enters directly in the “Low Power mode”; when nAWAKE pin is pulled high for a

period higher than tAWAKEFILT, L6460 begins its start up procedure.

8.4

Master device mode

In master device mode, L6460 begins its start up procedure without waiting for any external

enable signal and it uses GPIO[5] pin to drive the nAWAKE pin of Slave devices.

During the whole start up time, it forces its GPIO[5] pin at logic level “0” in order to maintain

all slave devices in “Low Power mode” as previously described. When start up operations

are completed, L6460 forces the GPIO[5] output to logic level “1” to enable the slave devices

and keeps GPIO[5] output at high level until it senses an under-voltage on any of its System

regulators. If firmware writes in the PwrCtrl register to set Master L6460 in “Low Power

mode” it immediately forces GPIO[5] output to logic level “0” to force the slave devices to

enter in “Low Power mode”, then it waits for TMASTWAIT time and it starts its “Low Power

mode” sequence.

8.5

Single device mode

In single device mode, the device behaves similarly to master device mode but:

It doesn’t use the GPIO[5] pin to drive slave devices.

It doesn’t wait for TMASTWAIT before entering in “Low Power mode”.

8.6

Sub-configurations for slave, master or single device modes

Each slave, master or single device modes can be divided in other minor modes depending

on the start-up sequence needed for L6460 internal regulators.

Unless otherwise specified, in all the following modes the regulators included in the start up

sequence are considered system regulators and they start in the sequence indicated.

8.6.1

Bridge mode

In this configuration bridges 3 and 4 are not used as regulators and therefore can be

configured by the firmware in any of their possible bridge modes.

When in this mode the power-up sequence is:

Main switching regulator (VSWmain).

Main linear regulator (VLINmain).

L6460 数据表(PDF) 41 Page - STMicroelectronics

L6460 数据表(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载