数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320DM8167 数据表(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320DM8167
功能描述  TMS320DM816x DaVinci Digital Media Processors
PDF  312 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TMS320DM8167 数据表(HTML) 2 Page - Texas Instruments

  TMS320DM8167 Datasheet HTML 1Page - Texas Instruments TMS320DM8167 Datasheet HTML 2Page - Texas Instruments TMS320DM8167 Datasheet HTML 3Page - Texas Instruments TMS320DM8167 Datasheet HTML 4Page - Texas Instruments TMS320DM8167 Datasheet HTML 5Page - Texas Instruments TMS320DM8167 Datasheet HTML 6Page - Texas Instruments TMS320DM8167 Datasheet HTML 7Page - Texas Instruments TMS320DM8167 Datasheet HTML 8Page - Texas Instruments TMS320DM8167 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 312 page
background image
TMS320DM8168, TMS320DM8167
TMS320DM8166, TMS320DM8165
SPRS614 – MARCH 2011
www.ti.com
•
One 16/24-bit and One 16-bit Channel
– Flexible Asynchronous Protocol Control for
Interface to FPGA, CPLD, ASICs, etc.
•
Each Channel Splittable Into Dual 8-bit
Capture Channels
• Enhanced Direct-Memory-Access (EDMA)
Controller
– Two 165 MHz HD Video Display Channels
– Four Transfer Controllers
•
One 16/24/30-Bit and One 16-bit Channel
– 64/8 Independent DMA/QDMA Channels
– Simultaneous SD and HD Analog Output
• Seven 32-bit General-Purpose Timers
– Digital HDMI 1.3 transmitter with HDCP up to
165-MHz pixel clock
• One System Watchdog Timer
– Advanced Video Processing Features Such
• Three Configurable UART/IrDA/CIR Modules
as Scan/Format/Rate Conversion
– UART0 With Modem Control Signals
– Three Graphics Layers and Compositors
– Supports up to 3.6864 Mbps UART
• Dual 32-bit DDR2/3 SDRAM Interfaces
– SIR, MIR, FIR (4.0 MBAUD), and CIR
– Supports up to DDR2-800 and DDR3-1600
• One 40-MHz Serial Peripheral Interface (SPI)
– Up to Eight x8 Devices Total
With Four Chip-Selects
– 2 GB Total Address Space
• SD/SDIO serial interface (1-/4-Bit)
– Dynamic Memory Manager (DMM)
• Dual Inter-Integrated Circuit ( I2C BUS®) Ports
•
Programmable Multi-Zone Memory
• Three Multichannel Audio Serial Ports
Mapping and Interleaving
– One Six-Serializer Transmit/Receive Port
•
Enables Efficient 2D Block Accesses
– Two Dual-Serializer Transmit/Receive Ports
•
Supports Tiled Objects in 0°, 90°, 180°, or
– DIT-Capable For S/PDIF (All Ports)
270 Orientation and Mirroring
• Multichannel Buffered Serial Port (McBSP)
•
Optimizes Interlaced Accesses
– Transmit/Receive Clocks up to 48 MHz
• One PCI Express® (PCIe®) 2.0 Port With
– Two Clock Zones and Two Serial Data Pins
Integrated PHY
– Supports TDM, I2S, and Similar Formats
– Single Port With 1 or 2 Lanes at 5.0 GT/s
• Real-Time Clock (RTC)
– Configurable as Root Complex or Endpoint
– One-Time or Periodic Interrupt Generation
• Serial ATA (SATA) 3.0 Gbps Controller With
• Up to 64 General-Purpose I/O (GPIO) Pins
Integrated PHYs
• On-Chip ARM® ROM Bootloader (RBL)
– Direct Interface for Two Hard Disk Drives
• Power, Reset, and Clock Management
– Hardware-Assisted Native Command
– SmartReflex™ Technology (Level 2)
Queuing (NCQ) from up to 32 Entries
– Seven Independent Core Power Domains
– Supports Port Multiplier and
– Clock Enable/Disable Control For
Command-Based Switching
Subsystems and Peripherals
• Two 10/100/1000 Mbps Ethernet MACs (EMAC)
• IEEE-1149.1 (JTAG) and IEEE-1149.7 (cJTAG)
– IEEE 802.3 Compliant (3.3V I/O Only)
Compatible
– MII and GMII Media Independent I/Fs
• 1031-Pin Pb-Free BGA Package (CYG Suffix),
– Management Data I/O (MDIO) Module
0.65-mm Ball Pitch
• Dual USB 2.0 Ports With Integrated PHYs
• Via Channel™ Technology Enables use of
– USB 2.0 High-/Full-Speed Client
0.8-mm Design Rules
– USB 2.0 High-/Full-/Low-Speed Host
• 40-nm CMOS Technology
– Supports End Points 0-15
• 3.3-V Single-Ended LVCMOS I/Os (except for
• General Purpose Memory Controller (GPMC)
DDR3 at 1.5 V, DDR2 at 1.8 V, and DEV_CLKIN
– 8-/16-bit Multiplexed Address/Data Bus
at 1.8 V)
– Up to 6 Chip Selects With up to 256M-Byte
• Applications
Address Space per Chip Select Pin
– Video Encode/Decode/Transcode/Transrate
– Glueless Interface to NOR Flash, NAND
– Video Security
Flash (With BCH and Hamming Error Code
– Video Conferencing
Detection), SRAM and Pseudo-SRAM
– Video Infrastructure
– Error Locator Module (ELM) Outside of
– Media Server
GPMC to Provide Up to 16-Bit/512-Bytes
– Digital Signage
Hardware ECC for NAND
2
Device Summary
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM8168 TMS320DM8167 TMS320DM8166 TMS320DM8165



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com