| 数据搜索系统,热门电子元器件搜索 |
|
AFS090 数据表(PDF) 129 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
AFS090 数据表(HTML) 129 Page - Microsemi Corporation |
|
129 / 334 page ![]() Fusion Family of Mixed Signal FPGAs R e visio n 2 2 - 113 Timing Diagrams Note: *Refer to EQ 15 on page 2-109 for the calculation on the period of ADCCLK, tADCCLK. Figure 2-87 • Power-Up Calibration Status Signal Timing Diagram Figure 2-88 • Input Setup Time SYSCLK ADCRESET CALIBRATE tREMCLR tCK2QCAL tCK2QCAL TVC[7:0] tSUTVC tHDTVC tCAL = 3,840 tADCCLK* tRECCLR SYSCLK ADCSTART t MINSYSCLK t MPWSYSCLK t HDADCSTART t SUADCSTART MODE[3:0] TVC[7:0] STC[7:0] VAREF CHNUMBER[7:0] t SUMODE t SUTVC t SUSTC t SUCHNUM t SUVAREFSEL t HDMODE t HDTVC t HDSTC t HDVAREFSEL t HDCHNUM |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |