MPC5643L datasheet(9/136 Pages) FREESCALE

9 / 136 page

Introduction

MPC5643L Microcontroller Data Sheet, Rev. 8.1

Freescale Semiconductor

1.5.5

On-chip flash memory with ECC

This device includes programmable, non-volatile flash memory. The non-volatile memory (NVM) can be used for instruction

storage or data storage, or both. The flash memory module interfaces with the system bus through a dedicated flash memory

array controller. It supports a 64-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory.

The module contains four 128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Buffer misses incur a 3 wait

state response at 120 MHz.

The flash memory module provides the following features

•

1 MB of flash memory in unique multi-partitioned hard macro

•

Sectorization: 16 KB + 2 × 48 KB + 16 KB + 2 × 64 KB + 2 × 128 KB + 2 × 256 KB

•

EEPROM emulation (in software) within same module but on different partition

•

16 KB test sector and 16 KB shadow block for test, censorship device and user option bits

•

Wait states:

— 3 wait states for frequencies =< 120 MHz

— 2 wait states for frequencies =< 80 MHz

— 1 wait state for frequencies =< 60 MHz

•

Flash memory line 128-bit wide with 8-bit ECC on 64-bit word (total 144 bits)

•

Accessed via a 64-bit wide bus for write and a 128-bit wide array for read operations

•

1-bit error correction, 2-bit error detection

1.5.6

On-chip SRAM with ECC

The MPC5643L SRAM provides a general-purpose single port memory.

ECC handling is done on a 32-bit boundary for data and it is extended to the address to have the highest possible diagnostic

coverage including the array internal address decoder.

The SRAM module provides the following features:

•

System SRAM: 128 KB

•

ECC on 32-bit word (syndrome of 7 bits)

— ECC covers SRAM bus address

•

1-bit error correction, 2-bit error detection

•

Wait states:

— 1 wait state for frequencies =< 120 MHz

— 0 wait states for frequencies =< 80 MHz

1.5.7

Platform flash memory controller

The following list summarizes the key features of the flash memory controller:

•

Single AHB port interface supports a 64-bit data bus. All AHB aligned and unaligned reads within the 32-bit container

are supported. Only aligned word writes are supported.

•

Array interfaces support a 128-bit read data bus and a 64-bit write data bus for each bank.

•

Code flash (bank0) interface provides configurable read buffering and page prefetch support.

— Four page-read buffers (each 128 bits wide) and a prefetch controller support speculative reading and optimized

flash access.

•

Single-cycle read responses (0 AHB data-phase wait states) for hits in the buffers. The buffers implement a

least-recently-used replacement algorithm to maximize performance.

•

Programmable response for read-while-write sequences including support for stall-while-write, optional stall

notification interrupt, optional flash operation abort, and optional abort notification interrupt.

MPC5643L 数据表(PDF) 9 Page - Freescale Semiconductor, Inc

MPC5643L 数据表(HTML) 9 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载