MPC5643L datasheet(12/136 Pages) FREESCALE

12 / 136 page

MPC5643L Microcontroller Data Sheet, Rev. 8.1

Introduction

Freescale Semiconductor

— Supports automated frequency trimming by hardware during device startup and by user application

•

Auxiliary clock domain for motor control periphery (FlexPWM, eTimer, CTU, ADC, and SWG)

1.5.14

Frequency-Modulated Phase-Locked Loop (FMPLL)

Each device has two FMPLLs.

Each FMPLL allows the user to generate high speed system clocks starting from a minimum reference of 4 MHz input clock.

Further, the FMPLL supports programmable frequency modulation of the system clock. The FMPLL multiplication factor,

output clock divider ratio are all software configurable. The FMPLLs have the following major features:

•

Input frequency: 4–40 MHz continuous range (limited by the crystal oscillator)

•

Voltage controlled oscillator (VCO) range: 256–512 MHz

•

Frequency modulation via software control to reduce and control emission peaks

— Modulation depth ±2% if centered or 0% to –4% if downshifted via software control register

— Modulation frequency: triangular modulation with 25 kHz nominal rate

•

Option to switch modulation on and off via software interface

•

Output divider (ODF) for reduced frequency operation without re-lock

•

3 modes of operation

— Bypass mode

— Normal FMPLL mode with crystal reference (default)

— Normal FMPLL mode with external reference

•

Lock monitor circuitry with lock status

•

Loss-of-lock detection for reference and feedback clocks

•

Self-clocked mode (SCM) operation

•

On-chip loop filter

•

Auxiliary FMPLL

— Used for FlexRay due to precise symbol rate requirement by the protocol

— Used for motor control periphery and connected IP (A/D digital interface CTU) to allow independent frequencies

of operation for PWM and timers and jitter-free control

— Option to enable/disable modulation to avoid protocol violation on jitter and/or potential unadjusted error in

electric motor control loop

— Allows to run motor control periphery at different (precisely lower, equal or higher as required) frequency than

the system to ensure higher resolution

1.5.15

Main oscillator

The main oscillator provides these features:

•

Input frequency range 4–40 MHz

•

Crystal input mode

•

External reference clock (3.3 V) input mode

•

FMPLL reference

1.5.16

Internal Reference Clock (RC) oscillator

The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared to the stable bandgap

reference voltage. The RC oscillator is the device safe clock.

MPC5643L 数据表(PDF) 12 Page - Freescale Semiconductor, Inc

MPC5643L 数据表(HTML) 12 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载