STPMC1 datasheet(55/77 Pages) STMICROELECTRONICS

55 / 77 page

STPMC1

Theory of operation

Doc ID 15728 Rev 6

55/77

Each configuration bit can be written sending a byte command to STPMC1 through its SPI

interface. See paragraph

9.21 for details on SPI operation.

A system signal WE (see paragraph

9.20) is used in order to do the permanent write of

some OTP bit. There is also a special high voltage input pad VOTP, which delivers the power

level necessary for permanent write to OTP cell.

The STPMC1 can work either using the data stored in the OTP cells or the data from the

shadow latches. This is done through the RD system signal (see paragraph

9.20). If RD is

set, the CFG bits originates from corresponding OTP shadow latches otherwise, if RD is

cleared, the CFG bits originates from corresponding OTP antifuses. In this way it is possible

to test temporary configurators and calibrators before writing permanently on the device, for

example during meter production tests.

The very first CFG bit, called TSTD, disables any further OTP writing. After TSTD bit has

been set, the only commands accepted are the mode signal precharge (see paragraph

9.20) and the remote reset request (see paragraph 9.21.1), this implies that the test mode is

disabled and shadow latches cannot be used as source of configuration data anymore.

The following table represents a collection and function of all configuration bits in the device.

For multibit configurations the most significant bit address is bold.

Table 33.

Configuration bits map

Address

Name

N. of

bits

Description

IMPORTANT: The decimal value indicated in this column represents

the value of the configuration bits with MSB in bold.

7-BIT

Binary

DEC

0000000

TSTD

Test mode and OTP write disable:

- TSTD=0: enable test modes and system signals,

- TSTD=1: normal operation and no more writes to OTP or test modes

0000001

MDIV

Selection of measurement clock option:

- MDIV=0: f

MCLK = fXTAL1 * 2,

- MDIV=1: f

MCLK = fXTAL1

0000010

HSA

High speed analog clock selection:

- HSA=0: f

CLK = fXTAL1/4,

- HSA=1: f

CLK = fXTAL1/2

0000011

0000100

APL

Application type selection:

- APL=0: peripheral MOP, MON=ZCR, WatchDOG, LED=pulses (X),

- APL=1: peripheral MOP, MON=stepper(P), LED=pulses (X),

- APL=2: standalone MOP, MON=stepper(P), LED=pulses(P),

SCLNLC=no-load SDATD=tamper detected, SYN=neg act power

- APL=3: standalone, MOP,MON=stepper(P) LED=pulses (P/64)

SCLNLC=no-load, SDATD=tamper indicator, SYN=neg act power

0000101

TCS

Type of current sensor selection:

- TCS=0: Rogowski coil,

- TCS=1: Current transformer (CT)

0000110

FRS

Nominal base frequency:

- FRS=0: 50Hz

- FRS=1: 60Hz

0000111

FUND

Fundamental active and reactive energy:

- FUND=0: full bandwidth active energy controls the stepper;

full bandwidth reactive energy computation.

- FUND=1: fundamental active energy controls the stepper;

fundamental reactive energy computation

STPMC1 数据表(PDF) 55 Page - STMicroelectronics

STPMC1 数据表(HTML) 55 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

数据表下载