数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STPMC1 数据表(PDF) 22 Page - STMicroelectronics

部件名 STPMC1
功能描述  Programmable poly-phase energy calculator IC
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STPMC1 数据表(HTML) 22 Page - STMicroelectronics

Back Button STPMC1 Datasheet HTML 18Page - STMicroelectronics STPMC1 Datasheet HTML 19Page - STMicroelectronics STPMC1 Datasheet HTML 20Page - STMicroelectronics STPMC1 Datasheet HTML 21Page - STMicroelectronics STPMC1 Datasheet HTML 22Page - STMicroelectronics STPMC1 Datasheet HTML 23Page - STMicroelectronics STPMC1 Datasheet HTML 24Page - STMicroelectronics STPMC1 Datasheet HTML 25Page - STMicroelectronics STPMC1 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 77 page
background image
Theory of operation
STPMC1
22/77
Doc ID 15728 Rev 6
source for the linear regulator. Also, this module produces several bias currents and
voltages for all other analog modules and for the OTP module.
9.3
Resetting the STPMC1 (status bit
HLT)
The STPMC1 has no reset pin. The device is automatically reset by the power-on-reset
detection circuit (POR) when the VCC crosses the 2.5 V value, but it can be reset also
through the SPI interface through a dedicated remote reset request (RRR) command (see
paragraph
9.21 for RRR details).
The reset through SPI is used during production testing or in an application with some on-
board microprocessors when a malfunction of the device is detected.
Resetting the STPMC1 causes all the functional modules of STPMC1 to be cleared,
including the OTP shadow latches (see paragraph
9.19 for an OTP shadow latch memory
description). In case of reset through SPI the mode signals (see paragraph
9.20 for a
description of the mode signals) are not cleared.
In cases of reset caused by the POR circuit all blocks of the digital part, except the SPI
interface, are held in a reset state for 125 ms after the reset condition. When the reset is
performed through SPI, no delayed turn-on is generated.
During the device reset, the status bit
HLT is held high, meaning that data read from the
device register are not valid.
9.4
Clock generator (bits MDIV, FR1, HSA)
All the internal timing of the STPMC1 is based on the XTAL1 signal. This signal can be
generated in two different ways:
Quartz: the oscillator works with an external crystal.
External clock: the clock is provided by an external source connected to XTAL1.
The suggested circuits are depicted in
Figure 8.
Figure 8.
Connections of oscillator: (a) quartz, (b) external source



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com