数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8953ECS/RV 数据表(PDF) 48 Page - Wolfson Microelectronics plc

部件名 WM8953ECS/RV
功能描述  Low Power Stereo ADC with PLL and TDM Interface
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8953ECS/RV 数据表(HTML) 48 Page - Wolfson Microelectronics plc

Back Button WM8953ECS/RV Datasheet HTML 44Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 45Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 46Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 47Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 48Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 49Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 50Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 51Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 52Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 100 page
background image
WM8953
Production Data
w
PD, January 2009, Rev 4.0
48
PLL LOCK OUTPUT
An internal signal used to indicate the lock status of the PLL can be output to a GPIO pin or used to
trigger an Interrupt event. The polarity of the PLL Lock indication may be controlled by register bit
PLL_LCK_POL. Note that this polarity inversion bit applies to the Interrupt register behaviour only; it
does not affect the direct GPIO output of the PLL Lock function. The associated interrupt event may
be masked or enabled by register bit PLL_LCK_IRQ_ENA. The PLL Lock status bit in the IRQ
Register (R18) may be read at any time or else in response to an Interrupt event. See Table 30 for
more details of the Interrupt function.
If direct output of the PLL Lock status bit is required to the external pins of the WM8953, the following
register settings are required:
AIF_TRIS = 0
GPIOn_SEL = 0100 for the selected PLL Lock status output pin
GPIOn_PU = 0 for the selected PLL Lock status output pin
GPIOn_PD = 0 for the selected PLL Lock status output pin
The register fields used to configure the PLL Lock GPIO function are described in Table 28.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R23 (17h)
8
PLL_LCK_POL
(rw)
0b
PLL Lock polarity
0 = Non-inverted
1 = Inverted
R22 (16h)
8
PLL_LCK_IRQ_
ENA
0b
PLL Lock IRQ Enable
0 = disabled
1 = enabled
Table 28 PLL Lock GPIO Control
The PLL Lock function operates according to the following truth table:
LABEL
VALUE
DESCRIPTION
PLL Lock output
0
PLL not Locked
PLL Lock output
1
PLL Locked
Table 29 Truth Table for GPIO Output of PLL Lock Function
LOGIC '1' AND LOGIC '0' OUTPUT
The GPIO pins can be programmed to drive a logic high or logic low signal. The following register
settings are required:
AIF_TRIS = 0
GPIOn_SEL = 0010 for each Logic ‘0’ output pin
GPIOn_SEL = 0011 for each Logic ‘1’ output pin
GPIOn_PU = 0 for each Logic ‘0’ or Logic ‘1’ GPIO pin
GPIOn_PD = 0 for each Logic ‘0’ or Logic ‘1’ GPIO pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com