WM8953ECSSLASHRV datasheet(64/100 Pages) WOLFSON

64 / 100 page

WM8953

Production Data

PD, January 2009, Rev 4.0

MASTER MODE BCLK AND ADCLRC ENABLE

The audio interface pins BCLK, ADCLRC and ADCDAT can be independently programmed to

operate in master mode or slave mode using register bit AIF_MSTR.

When the audio interface is operating in slave mode, the BCLK and ADCLRC clock outputs to these

pins are by default disabled to allow the digital audio source to drive these pins.

It is also possible to force the ADCLRC to be output using register bit ADCLRC_DIR, allowing mixed

master and slave mode.

The clock generators for the audio interface are enabled according to the control signals shown in

Figure 47.

Figure 47 Clock Output Control

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

AIF_MSTR

Audio Interface Master Mode Select

0 = Slave mode

1 = Master mode

ADCLRC_DIR

ADCLRC Direction

(Forces ADCLRC clock to be output in

slave mode)

0 = ADCLRC normal operation

1 = ADCLRC clock output enabled

R8 (08h)

10:0

ADCLRC_RATE

[10:0]

040h

ADCLRC Rate

ADCLRC clock output = BCLK /

ADCLRC_RATE

Integer (LSB = 1)

Valid from 8..2047

Table 35 Digital Audio Interface Clock Output Control

WM8953ECS/RV 数据表(PDF) 64 Page - Wolfson Microelectronics plc

WM8953ECS/RV 数据表(HTML) 64 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载