WM8953ECSSLASHRV datasheet(72/100 Pages) WOLFSON

72 / 100 page

WM8953

Production Data

PD, January 2009, Rev 4.0

TOCLK CONTROL

A slow clock (TOCLK) is derived from SYSCLK to enable input de-bouncing and volume update

timeout functions. This clock is enabled by register bit TOCLK_ENA, and its frequency is controlled

by TOCLK_RATE, as described in Table 43.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

TOCLK_RATE

Timeout Clock Rate

(Selects clock to be used for volume

update timeout and GPIO input de-

bounce)

0 = SYSCLK / 221 (Slower Response)

1 = SYSCLK / 219 (Faster Response)

R6 (06h)

TOCLK_ENA

Timeout Clock Enable

(This clock is required for volume update

timeout and GPIO input de-bounce)

0 = disabled

1 = enabled

Table 43 TOCLK Control

USB MODE

It is possible to reduce power consumption by disabling the PLL in some applications. One such

application is when SYSCLK is generated from a 12MHz USB clock source. Setting the

AIF_LRCLKRATE bit as described earlier (see “ADC Sample Rates”) allows a sample rate close to

44.1kHz to be generated with no additional PLL power consumption.

In this configuration, SYSCLK must be driven directly from MCLK and by disabling the PLL. This is

achieved by setting SYSCLK_SRC=0, PLL_ENA=0.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R10 (0Ah)

AIF_LRCLKRATE

LRCLK Rate

0 = Normal mode (256 * fs)

1 = USB mode (272 * fs)

Table 44 USB Mode Control

WM8953ECS/RV 数据表(PDF) 72 Page - Wolfson Microelectronics plc

WM8953ECS/RV 数据表(HTML) 72 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载