M95128-RMB6TG datasheet(14/49 Pages) STMICROELECTRONICS

14 / 49 page

Operating features

M95128-W M95128-R M95128-DF

14/49

Doc ID 5798 Rev 16

5.1.4

Power-down

During power-down (continuous decrease of the VCC supply voltage below the minimum

VCC operating voltage defined under Operating conditions in Section 9: DC and AC

parameters), the device must be:

●

deselected (Chip Select S should be allowed to follow the voltage applied on VCC),

●

in Standby Power mode (there should not be any internal write cycle in progress).

5.2

Active Power and Standby Power modes

When Chip Select (S) is low, the device is selected, and in the Active Power mode. The

device consumes ICC.

When Chip Select (S) is high, the device is deselected. If a Write cycle is not currently in

progress, the device then goes into the Standby Power mode, and the device consumption

drops to ICC1, as specified in DC characteristics (see Section 9: DC and AC parameters).

5.3

Hold condition

The Hold (HOLD) signal is used to pause any serial communications with the device without

resetting the clocking sequence.

To enter the Hold condition, the device must be selected, with Chip Select (S) low.

During the Hold condition, the Serial Data Output (Q) is high impedance, and the Serial

Data Input (D) and the Serial Clock (C) are Don’t Care.

Normally, the device is kept selected for the whole duration of the Hold condition.

Deselecting the device while it is in the Hold condition has the effect of resetting the state of

the device, and this mechanism can be used if required to reset any processes that had

been in progress.(a)(b)

Figure 7.

Hold condition activation

The Hold condition starts when the Hold (HOLD) signal is driven low when Serial Clock (C)

is already low (as shown in Figure 7).

This resets the internal logic, except the WEL and WIP bits of the Status Register.

In the specific case where the device has shifted in a Write command (Inst + Address + data bytes, each data

byte being exactly 8 bits), deselecting the device also triggers the Write cycle of this decoded command.

ai02029E

HOLD

Hold

condition

Hold

condition

M95128-RMB6TG 数据表(PDF) 14 Page - STMicroelectronics

M95128-RMB6TG 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载