| 数据搜索系统,热门电子元器件搜索 |
|
W25Q40BLSVIP 数据表(PDF) 37 Page - Winbond |
|
|
|||||||||||||||||||||||||||||
W25Q40BLSVIP 数据表(HTML) 37 Page - Winbond |
|
37 / 74 page ![]() W25Q40BL Publication Release Date: May 04, 2012 - 37 - Revision D 7.2.19 Continuous Read Mode Bits (M7-0) The “Continuous Read Mode” bits are used in conjunction with “Fast Read Dual I/O”, “Fast Read Quad I/O”, “Word Read Quad I/O” and “Octal Word Read Quad I/O” instructions to provide the highest random Flash memory access rate with minimum SPI instruction overhead, thus allow true XIP (execute in place) to be performed on serial flash devices. M7-0 need to be set by the Dual/Quad I/O Read instructions. M5-4 are used to control whether the 8-bit SPI instruction code (BBh, EBh, E7h or E3h) is needed or not for the next command. When M5-4 = (1,0), the next command will be treated same as the current Dual/Quad I/O Read command without needing the 8-bit instruction code; when M5-4 do not equal to (1,0), the device returns to normal SPI mode, all commands can be accepted. M7-6 and M3-0 are reserved bits for future use, either 0 or 1 values can be used. 7.2.20 Continuous Read Mode Reset (FFh or FFFFh) Continuous Read Mode Reset instruction can be used to set M4 = 1, thus the device will release the Continuous Read Mode and return to normal SPI operation, as shown in figure 18. /CS Mode Bit Reset for Dual I/O Mode 3 Mode 0 012345 67 89 10 11 12 13 14 15 Mode 3 Mode 0 Mode Bit Reset for Quad I/O FFh FFh Don’t Care Don’t Care Don’t Care IO 3 CLK IO 0 IO 1 IO 2 /CS Mode Bit Reset for Dual I/O Mode 3 Mode 0 012345 67 89 10 11 12 13 14 15 Mode 3 Mode 0 Mode Bit Reset for Quad I/O FFh FFh Don’t Care Don’t Care Don’t Care IO 3 CLK IO 0 IO 1 IO 2 Figure 18. Continuous Read Mode Reset for Fast Read Dual/Quad I/O Since W25Q40BL does not have a hardware Reset pin, so if the controller resets while W25Q40BL is set to Continuous Mode Read, the W25Q40BL will not recognize any initial standard SPI instructions from the controller. To address this possibility, it is recommended to issue a Continuous Read Mode Reset instruction as the first instruction after a system Reset. Doing so will release the device from the Continuous Read Mode and allow Standard SPI instructions to be recognized. To reset “Continuous Read Mode” during Quad I/O operation, only eight clocks are needed. The instruction is “FFh”. To reset “Continuous Read Mode” during Dual I/O operation, sixteen clocks are needed to shift in instruction “FFFFh”. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |