数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

W25Q40BLSVIP 数据表(PDF) 32 Page - Winbond

部件名 W25Q40BLSVIP
功能描述  2.5V 4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WINBOND [Winbond]
网页  http://www.winbond.com
标志 WINBOND - Winbond

W25Q40BLSVIP 数据表(HTML) 32 Page - Winbond

Back Button W25Q40BLSVIP Datasheet HTML 28Page - Winbond W25Q40BLSVIP Datasheet HTML 29Page - Winbond W25Q40BLSVIP Datasheet HTML 30Page - Winbond W25Q40BLSVIP Datasheet HTML 31Page - Winbond W25Q40BLSVIP Datasheet HTML 32Page - Winbond W25Q40BLSVIP Datasheet HTML 33Page - Winbond W25Q40BLSVIP Datasheet HTML 34Page - Winbond W25Q40BLSVIP Datasheet HTML 35Page - Winbond W25Q40BLSVIP Datasheet HTML 36Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 74 page
background image
W25Q40BL
- 32 -
7.2.16 Word Read Quad I/O (E7h)
The Word Read Quad I/O (E7h) instruction is similar to the Fast Read Quad I/O (EBh) instruction except
that the lowest Address bit (A0) must equal 0 and only two Dummy clock are required prior to the data
output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code
execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to
enable the Word Read Quad I/O Instruction.
Word Read Quad I/O with “Continuous Read Mode”
The Word Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 15a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS
is raised and then lowered) does not require the E7h instruction code, as shown in figure 15b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before
issuing normal instructions (See 7.2.20 for detail descriptions).
Instruction (E7h)
Byte 1
Byte 2
Byte 3
40
4
0
40
51
5
1
51
62
6
2
62
73
7
3
73
Instruction (E7h)
Byte 1
Byte 2
Byte 3
40
40
4
0
40
40
40
51
51
5
1
51
51
51
62
62
6
2
62
62
62
73
73
7
3
73
73
73
Figure 15a. Word Read Quad I/O Instruction Sequence (Initial instruction or previous M5-4
10)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com