W25Q40BLSVIP datasheet(12/74 Pages) WINBOND

12 / 74 page

W25Q40BL

- 12 -

7.1.6

Complement Protect (CMP)

The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register (S14). It is used in

conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once

CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For

instance, when CMP=0, a top 4KB sector can be protected while the rest of the array is not; when CMP=1,

the top 4KB sector will become unprotected while the rest of the array become read-only. Please refer to

the Status Register Memory Protection table for details. The default setting is CMP=0.

7.1.7

Status Register Protect (SRP1, SRP0)

The Status Register Protect bits (SRP1 and SRP0) are non-volatile read/write bits in the status register

(S8 and S7). The SRP bits control the method of write protection: software protection, hardware

protection, power supply lock-down or one time programmable (OTP) protection.

SRP1 SRP0

/WP

Status

Description

Software

Protection

/WP pin has no control. The Status register can be written to

after a Write Enable instruction, WEL=1. [Factory Default]

Hardware

Protected

When /WP pin is low the Status Register locked and can not

be written to.

Hardware

Unprotected

When /WP pin is high the Status register is unlocked and can

be written to after a Write Enable instruction, WEL=1.

Power Supply

Lock-Down

Status Register is protected and can not be written to again

until the next power-down, power-up cycle.

(1)

One Time

Program

(2)

Status Register is permanently protected and can not be

written to.

Notes:

1. When SRP1, SRP0 = (1, 0), a power-down, power-up cycle will change SRP1, SRP0 to (0, 0) state. 2.

This feature is available upon special order. Please contact Winbond for details.

7.1.8

Erase/Program Suspend Status (SUS)

The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a

Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume

(7Ah) instruction as well as a power-down, power-up cycle.

7.1.9

Security Register Lock Bits (LB3, LB2, LB1)

The Security Register Lock Bits (LB3, LB2, LB1) are non-volatile One Time Program (OTP) bits in Status

default state of LB[3:1] is 0, Security Registers are unlocked. LB[3:1] can be set to 1 individually using the

Write Status Register instruction. LB[3:1] are One Time Programmable (OTP), once it’s set to 1, the

corresponding 256-Byte Security Register will become read-only permanently.

W25Q40BLSVIP 数据表(PDF) 12 Page - Winbond

W25Q40BLSVIP 数据表(HTML) 12 Page - Winbond

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载