数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F103RG 数据表(PDF) 13 Page - STMicroelectronics

部件名 STM32F103RG
功能描述  XL-density performance line ARM-based 32-bit MCU
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F103RG 数据表(HTML) 13 Page - STMicroelectronics

Back Button STM32F103RG Datasheet HTML 9Page - STMicroelectronics STM32F103RG Datasheet HTML 10Page - STMicroelectronics STM32F103RG Datasheet HTML 11Page - STMicroelectronics STM32F103RG Datasheet HTML 12Page - STMicroelectronics STM32F103RG Datasheet HTML 13Page - STMicroelectronics STM32F103RG Datasheet HTML 14Page - STMicroelectronics STM32F103RG Datasheet HTML 15Page - STMicroelectronics STM32F103RG Datasheet HTML 16Page - STMicroelectronics STM32F103RG Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 120 page
background image
STM32F103xF, STM32F103xG
Description
Doc ID 16554 Rev 3
13/120
Figure 2.
Clock tree
1.
When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is
64 MHz.
2.
For the USB function to be available, both HSE and PLL must be enabled, with the USBCLK at 48 MHz.
3.
To have an ADC conversion time of 1 µs, APB2 must be at 14 MHz, 28 MHz or 56 MHz.
HSE OSC
4-16 MHz
OSC_IN
OSC_OUT
OSC32_IN
OSC32_OUT
LSE OSC
32.768 kHz
HSI RC
8 MHz
LSI RC
40 kHz
to Independent Watchdog (IWDG)
PLL
x2, x3, x4
PLLMUL
HSE = High-speed external clock signal
LSE =
LSI =
HSI =
Legend:
MCO
Clock Output
Main
PLLXTPRE
/2
..., x16
AHB
Prescaler
/1, 2..512
/2
PLLCLK
HSI
HSE
APB1
Prescaler
/1, 2, 4, 8, 16
ADC
Prescaler
/2, 4, 6, 8
ADCCLK
PCLK1
HCLK
PLLCLK
to AHB bus, core,
memory and DMA
USBCLK
to USB interface
USB
Prescaler
/1, 1.5
to ADC1, 2 or 3
LSE
LSI
HSI
/128
/2
HSI
HSE
peripherals
to APB1
Peripheral Clock
Enable
Enable
Peripheral Clock
APB2
Prescaler
/1, 2, 4, 8, 16
PCLK2
TIM1, 8, 9, 10, 11
to TIM1/8
and TIM9/10/11
peripherals to APB2
Peripheral Clock
Enable
Enable
Peripheral Clock
48 MHz
72 MHz max
72 MHz
72 MHz max
36 MHz max
to RTC
PLLSRC
SW
MCO
CSS
to Cortex System timer
/8
Clock
Enable
SYSCLK
max
RTCCLK
RTCSEL[1:0]
TIMxCLK
TIMxCLK
IWDGCLK
SYSCLK
FCLK Cortex
free running clock
/2
TIM2,3,4,5,12,13,14,6,7
to TIM2/3/4/5/12/13/14
and TIM6/7
To SDIO AHB interface
Peripheral clock
enable
HCLK/2
to FSMC
FSMCCLK
to SDIO
Peripheral clock
enable
Peripheral clock
enable
to I2S3
to I2S2
Peripheral clock
enable
Peripheral clock
enable
I2S3CLK
I2S2CLK
SDIOCLK
ai17354
If (APB1 prescaler =1) x1
else x2
If (APB2 prescaler =1) x1
else x2
High-speed internal clock signal
Low-speed internal clock signal
Low-speed external clock signal
FLITFCLK
to Flash programming interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com