AS8510-ASSP datasheet(29/47 Pages) AMSCO

29 / 47 page

www.ams.com/AS8510

Revision 3.5

28 - 46

AS8510

Datasheet - Detailed Descr i p ti on

Digital Signal Path Control Registers for Current Channel

DEC_REG_R1_I

0100_ 0101

R/W

D[7]

This bit selects decimation rate is used for current

channel. Default is 0 (Down Sampling Rate is 64)

Down Sampling Rate is 64

Down Sampling Rate is 128

D[6:5]

These two bits select division ratio of oversampling

frequency clock MOD_CLK to be used as chopper

clock, CHOP_CLK.

Default is “10” (divide by 512)

Chopper Clock Always High

Divide by 256

Divide by 512

Divide by 1024

D[4:1]

These four bits select the decimation ratio of second

CIC stage. Default is “0010” (equal to 4)

0000

0001

0010

0011

0100

0101

0110

0111

128

1000

256

1001

512

1010

1024

1011

2048

1100

4096

1101

8192

1110

16384

1111

32768

D[0]

CIC1 Saturation Interrupt Mask Control.

Default is 1

0Unmask

1Mask

Table 33. Control Registers

Addr in

HEX

POR Value

R/W

8-bit Control / Status Data

AS8510-ASSP 数据表(PDF) 29 Page - ams AG

AS8510-ASSP 数据表(HTML) 29 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

数据表下载