数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AS8510-ASSP 数据表(PDF) 34 Page - ams AG

部件名 AS8510-ASSP
功能描述  Data Acquisition Device for Battery Sensors
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS8510-ASSP 数据表(HTML) 34 Page - ams AG

Back Button AS8510-ASSP Datasheet HTML 30Page - ams AG AS8510-ASSP Datasheet HTML 31Page - ams AG AS8510-ASSP Datasheet HTML 32Page - ams AG AS8510-ASSP Datasheet HTML 33Page - ams AG AS8510-ASSP Datasheet HTML 34Page - ams AG AS8510-ASSP Datasheet HTML 35Page - ams AG AS8510-ASSP Datasheet HTML 36Page - ams AG AS8510-ASSP Datasheet HTML 37Page - ams AG AS8510-ASSP Datasheet HTML 38Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 47 page
background image
www.ams.com/AS8510
Revision 3.5
33 - 46
AS8510
Datasheet - Detailed Descr i p ti on
0F
MOD_TMC_REG1
(TMC Control Registers)
0000_0000
R/W
D[7:0]
MSB value of number of data samples to be dropped
from ADC before sending Interrupt in NOM2
10
MOD_TMC_REG2
(TMC Control Register)
0000_0000
R/W
D[7:0]
LSB value of number of data samples to be dropped
from ADC before sending Interrupt in NOM2
11
NOM_ITH_REG1
0000_0000
R/W
D[7:0]
Eight MSB bits of NOM2 current threshold register
12
NOM_ITH_REG2
0000_0000
R/W
D[7:0]
Eight LSB bits of NOM2 current threshold register
Analog Control Registers
13
PGA_CTL_REG
(PGA Control Registers)
0101_0000
R/W
D[7:6]
Setting of Gain G of Current Channel PGA. Default is
01 (G = 25)
00
5
01
25
10
40
11
100
D[5:4]
Setting of Gain G in Voltage channel. Default is 01 (G =
25)
00
5
01
25
10
40
11
100
D[3:0]
Reserved
14
PD_CTL_REG_1
(Power Down Control Register)
1100_1111
R/W
D[7]
0
Disable Chopper clock to Current channel
1
Enable Chopper clock to Current channel
D[6]
0
Disable Chopper clock to Voltage channel
1
Enable Chopper clock to Voltage channel
D[5]
Reserved
D[4]
Reserved
D[3]
0
Disable Current channel PGA
1
Enable Current channel PGA
D[2]
0
Disable Current channel
ΣΔ Modulator
1
Enable Current channel
ΣΔ Modulator
D[1]
0
Disable Voltage channel PGA
1
Enable Voltage channel PGA
D[0]
0
Disable Voltage channel
ΣΔ Modulator
1
Enable Voltage channel
ΣΔ Modulator
Table 33. Control Registers
Addr in
HEX
Register Name
POR Value
R/W
8-bit Control / Status Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com