CS4630 datasheet(16/38 Pages) CIRRUS

16 / 38 page

CS4630

DS445PP1

knowledge, Special Cycles, and Dual Address Cy-

cle transactions are not generated.

The PCI bus transactions supported by the CS4630

device are summarized in Table 1. Note that no

Target Abort conditions are signalled by the de-

vice. Byte, Word, and Doubleword transfers are

supported for Configuration Space accesses. Only

Doubleword transfers are supported for Register or

Memory area accesses. Bursting is not supported

for host-initiated transfers to/from the CS4630 in-

ternal register space, RAM memory space, or PCI

configuration space (disconnect after first phase of

transaction is completed).

Initiator

Target

Type

PCI Dir

Host

Registers (BA0)

Mem Write

Host

Registers (BA0)

Mem Read

Out

Host

Memories (BA1)

Mem Write

Host

Memories (BA1)

Mem Read

Out

Host

Config Space 1

Config Write

Host

Config Space 1

Config Read

Out

Host

Legacy H/W

I/O Write

Host

Legacy H/W

I/O Read

Out

CS46XX

Host System

Mem Write

Out

CS46XX

Host System

Mem Read

CS46XX

South Bridge

I/O Write

Out

CS46XX

South Bridge

I/O Read

Table 1. PCI Interface Transaction Summary

CS4630 数据表(PDF) 16 Page - Cirrus Logic

CS4630 数据表(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

数据表下载

链接网址

CS4630 数据表(PDF) 16 Page - Cirrus Logic

CS4630 数据表(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

数据表 下载

链接网址

数据表下载