数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS4630 数据表(PDF) 32 Page - Cirrus Logic

部件名 CS4630
功能描述  CrystalClear SoundFusion PCI Audio Accelerator
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS4630 数据表(HTML) 32 Page - Cirrus Logic

Back Button CS4630 Datasheet HTML 28Page - Cirrus Logic CS4630 Datasheet HTML 29Page - Cirrus Logic CS4630 Datasheet HTML 30Page - Cirrus Logic CS4630 Datasheet HTML 31Page - Cirrus Logic CS4630 Datasheet HTML 32Page - Cirrus Logic CS4630 Datasheet HTML 33Page - Cirrus Logic CS4630 Datasheet HTML 34Page - Cirrus Logic CS4630 Datasheet HTML 35Page - Cirrus Logic CS4630 Datasheet HTML 36Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 38 page
background image
CS4630
32
DS445PP1
VAUX_SEL - Select 3.3 Vaux, Output, Active High
This pin is used to switch the on-card power MOSFET’s to support 3.3 Vaux supply when
implementing PME# generation from D3cold power management state.
PCIVDD_SENSE - Sense Main System 3.3 V, Input, Active High, Weak Internal Pulldown
This pin is used to determine the presence of the main 3.3 V supply. This signal is used in
implementing PME# generation from D3cold power management state. If not used, leave un-
connected.
VAUX_SENSE - Sense 3.3 Vaux, Input, Active High, Weak Internal Pulldown
This pin is used to determine the presence of the auxiliary 3.3 Vaux supply. This signal is used
in implementing PME# generation from D3cold power management state. If not used, leave un-
connected.
12.3 External Interface Pins
TEST - Test Mode Strap, Input, Active High
This pin is sampled at reset for test mode entry. If it is high at reset, test mode is enabled. This
pin must be pulled to ground for normal operation.
EEDAT/PCGNT# - EEPROM Data Line / PC/PCI Grant, I/O
For add-in card designs, this is the data line for external serial EEPROM containing device
configuration data. When used with an external EEPROM (EEPDIS must be low), a 4.7 k
pullup resistor is required. In motherboard designs using PC/PCI, this pin is the PC/PCI
serialized grant input. In designs with neither of the above requirements, this pin can be used as
a general purpose input or open drain output (GPIO2).
EECLK/PCREQ# - EEPROM Clock Line / PC/PCI Request, Output
For add-in card designs, this is the clock line for external serial EEPROM containing device
configuration data (EEPDIS must be low). In motherboard designs using PC/PCI, this pin is the
PC/PCI serialized request output. In designs with neither of the above requirements, this pin
can be used as a general purpose output pin (GPOUT).
EEPDIS - EEPROM Disable, Input, Active High
This strapping pin, when tied high, disables the EEPROM interface. When low, the CS4630
checks at power-up for an external EEPROM on the EECLK and EEDAT pins.
SDIN2/GPIO - Serial Data Input 2 / General Purpose I/O Pin, I/O
This dual function pin defaults as a general purpose I/O pin. In non-AC ’97 system
configurations, this pin can function as a second stereo digital data input pin if enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com