| 数据搜索系统,热门电子元器件搜索 |
|
SAP5SD-B-G1-R 数据表(PDF) 24 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
SAP5SD-B-G1-R 数据表(HTML) 24 Page - List of Unclassifed Manufacturers |
|
24 / 63 page ![]() SAP5S / SAP51 Universal Actuator-Sensor Interface IC Data Sheet July 17, 2012 © 2012 Zentrum Mikroelektronik Dresden AG — Rev. 3.1 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is PRELIMINARY and subject to changes without notice. 24 of 62 Table 9: SAP5 E²PROM - User and Firmware Area Content Internal E²PROM Address Bit Position E²PROM Cell Content Description 0 4 … 0 A4 … A0 Slave address 1 2 … 0 ID1_Bit2 … ID1_Bit0 ID_Code_Extension_1 (user configurable) 3 ID1_Bit3 ID_Code_Extension_1, A/B slave selection in extended address mode 4 Not implemented 2 3 … 0 ID1_Bit3 … ID1_Bit0 ID_Code_Extension_1 (manufacturer configurable) 4 Not implemented 3 4 … 0 Not implemented 4 Synchronous_Data_IO Synchronized Data I/O mode 4 3 … 0 ID_Bit3 … ID_Bit0 ID_Code 4 Inhibit_Write_ID1 ID_Code_Extension_1 is manufacturer configurable, refer to page 47 5 3 … 0 ID2_Bit3 … ID2_Bit0 ID_Code_Extension_2 4 P1_Delay_Activation If flag is set, the logic value at the parameter pin P1 determines whether the Delay_Mode function is active or inactive, refer to Table 22 6 0 … 3 IO_Bit3 … IO_Bit0 IO_Code 4 Lock_EE_PRG Programming of the E²PROM Firmware region is possible as long as this flag is not set (logic LOW). 3 Delay_Mode activates the Delay_Mode function, refer to Table 22 2 Invert_Data_In All Data Port inputs are inverted. 1 Inhibit_BR01 If flag is set, the master call BR01 is not executed. 7 0 Inhibit_Watchdog If flag is set, the watchdog is not activated. 4 P2_Sync_Activation The Synchronized Data I/O mode may be activated by Parameter bit P2 as described in Table 23 on page 36. 3 Ext_Addr_4I/4O_Mode 4 Input/ 4 Output Mode in Extended Address Mode 2 Parallel_Out_4I/4O enables the parallel data output option in Extended Address 4I/4O Mode 1 Master_Mode Master/Repeater Mode Flag 8 0 P0_Watchdog_Activation The watchdog can be enabled/disabled by the logic value at the parameter pin P0. 9 10 11 4 … 0 Analogue circuitry trim information User Area Firmware Area |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |