80960HA datasheet(4/102 Pages) INTEL

4 / 102 page

80960HA/HD/HT

Advance Information Datasheet

Figures

80960Hx Block Diagram .......................................................................................1

80960Hx 168-Pin PGA Pinout — View from Top (Pins Facing Down) ...............12

80960Hx 168-Pin PGA Pinout — View from Bottom (Pins Facing Up) ...............13

80960Hx 208-Pin PQ4 Pinout .............................................................................18

Measuring 80960Hx PGA Case Temperature ....................................................23

80960Hx Device Identification Register ..............................................................26

VCC5 Current-Limiting Resistor ..........................................................................30

AC Test Load ......................................................................................................37

CLKIN Waveform ................................................................................................38

Output Delay Waveform ......................................................................................38

Output Float Waveform .......................................................................................39

Input Setup and Hold Waveform .........................................................................39

NMI,XINT7:0 Input Setup and Hold Waveform ..................................................39

Hold Acknowledge Timings .................................................................................40

Bus Backoff (BOFF) Timings ..............................................................................40

TCK Waveform....................................................................................................41

Input Setup and Hold Waveforms for TBSIS1 and TBSIH1 ....................................41

Output Delay and Output Float for TBSOV1 and TBSOF1......................................42

Output Delay and Output Float Waveform for TBSOV2 and TBSOF2 ....................42

Input Setup and Hold Waveform for TBSIS2 and TBSIH2 ......................................42

Rise and Fall Time Derating at 85°C and Minimum VCC ....................................43

ICC Active (Power Supply) vs. Frequency ...........................................................43

ICC Active (Thermal) vs. Frequency ....................................................................44

Output Delay or Hold vs. Load Capacitance .......................................................44

Output Delay vs. Temperature ............................................................................45

Output Hold Times vs. Temperature ...................................................................45

Output Delay vs. VCC ..........................................................................................45

Cold Reset Waveform .........................................................................................46

Warm Reset Waveform .......................................................................................47

Entering ONCE Mode .........................................................................................48

Non-Burst, Non-Pipelined Requests without Wait States ...................................49

Non-Burst, Non-Pipelined Read Request with Wait States.................................50

Non-Burst, Non-Pipelined Write Request with Wait States .................................51

Burst, Non-Pipelined Read Request without Wait States, 32-Bit Bus .................52

Burst, Non-Pipelined Read Request with Wait States, 32-Bit Bus ......................53

Burst, Non-Pipelined Write Request without Wait States, 32-Bit Bus .................54

Burst, Non-Pipelined Write Request with Wait States, 32-Bit Bus ......................55

Burst, Non-Pipelined Read Request with Wait States, 16-Bit Bus ......................56

Burst, Non-Pipelined Read Request with Wait States, 8-Bit Bus ........................57

Non-Burst, Pipelined Read Request without Wait States, 32-Bit Bus .................58

Non-Burst, Pipelined Read Request with Wait States, 32-Bit Bus ......................59

Burst, Pipelined Read Request without Wait States, 32-Bit Bus.........................60

Burst, Pipelined Read Request with Wait States, 32-Bit Bus..............................61

Burst, Pipelined Read Request with Wait States, 8-Bit Bus................................62

Burst, Pipelined Read Request with Wait States, 16-Bit Bus..............................63

Using External READY........................................................................................64

Terminating a Burst with BTERM ........................................................................65

BREQ and BSTALL Operation ............................................................................66

80960HA 数据表(PDF) 4 Page - Intel Corporation

80960HA 数据表(HTML) 4 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载