| 数据搜索系统,热门电子元器件搜索 |
|
80960HA 数据表(PDF) 68 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
80960HA 数据表(HTML) 68 Page - Intel Corporation |
|
68 / 102 page ![]() 80960HA/HD/HT 62 Advance Information Datasheet Figure 45. Burst, Pipelined Read Request with Wait States, 8-Bit Bus ADS A31:4, SUP, CT3:0, D/C, LOCK W/R A3:2 BE1/A1, WAIT BLAST DT/R DEN CLKIN D7:0 Byte 0 D7:0 Byte 1 D7:0 Byte 2 D7:0 Byte 3 D7:0 D' A2 1 D 1 D 1 D 1 A' 21 D D' In- valid Valid In- valid BE0/A0 D31:0, A3:2 = 00, 01, 10, or 11 Valid In- valid A1:0 = 00 A1:0 = 01 A1:0 = 10 A1:0 = 11 Valid Valid In- valid DP3:0 1. Non-pipelined request concludes, pipelined reads begin 2. Pipelined reads conclude, non-pipelined requests begin PCHK 2 Burst Bus Width Odd Parity NXDA NWDD NWAD NRDD 29 28 21 24 23-22 20 12-8 19-16 15-14 7-6 4-0 Enabled 1 ON 1 X xxxx 8-Bit X x Enabled 1 X xx X xxxxx 1 01 X x 2 00010 Function Bit Value External Ready Control Pipe- Lining Parity Enable NRAD 00 NOTE: Bits 31-30, 27-25, 13, and 5 are reserved. PMCON 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |