| 数据搜索系统,热门电子元器件搜索 |
|
80960HA 数据表(PDF) 69 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
80960HA 数据表(HTML) 69 Page - Intel Corporation |
|
69 / 102 page ![]() 80960HA/HD/HT Advance Information Datasheet 63 Figure 46. Burst, Pipelined Read Request with Wait States, 16-Bit Bus ADS A31:4, SUP, CT3:0, D/C, BE0/BLC, W/R A3:2 BE1/A1 WAIT BLAST DT/R DEN CLKIN D15:0 A1=0 D15:0 A1=1 D15:0 A1=0 D15:0 A1=1 D15:0 D' A2 1 D 1 D 1 D 1 A' 21 Valid D D' Valid In- valid In- valid A3:2 = 00 or 10 A3:2 = 01 or 11 Valid In- valid Valid In- valid BE3/BHE, D31:0, LOCK DP3:0 PCHK 2 1 Burst Bus Width Odd Parity NXDA NWDD NWAD NRDD 29 28 21 24 23-22 20 12-8 19-16 15-14 7-6 4-0 Enabled 1 ON 1 X xxxx 16-Bit X x Enabled 1 X xx X xxxxx 1 01 X x 2 00010 Function Bit Value External Ready Control Pipe- Lining Parity Enable NRAD NOTE: Bits 31-30, 27-25, 13, and 5 are reserved. 01 PMCON 1. Non-pipelined request concludes, pipelined reads begin 2. Pipelined reads conclude, non-pipelined requests begin |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |