数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

UPD703003 数据表(PDF) 10 Page - NEC

部件名 UPD703003
功能描述  V853TM 32/16-BIT SINGLE-CHIP MICROCONTROLLER
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NEC [NEC]
网页  http://www.nec.com/
标志 NEC - NEC

UPD703003 数据表(HTML) 10 Page - NEC

Back Button UPD703003 Datasheet HTML 6Page - NEC UPD703003 Datasheet HTML 7Page - NEC UPD703003 Datasheet HTML 8Page - NEC UPD703003 Datasheet HTML 9Page - NEC UPD703003 Datasheet HTML 10Page - NEC UPD703003 Datasheet HTML 11Page - NEC UPD703003 Datasheet HTML 12Page - NEC UPD703003 Datasheet HTML 13Page - NEC UPD703003 Datasheet HTML 14Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 82 page
background image
µPD703003
10
Data Sheet U12261EJ2V1DS00
(2/2)
Pin Name
I/O
Function
Alternate Function Pin
SCK0
I/O
Serial clock I/O (3-wire) for CSI0 to CSI3
P24
SCK1
P27
SCK2
P17/INTP123
SCK3
P37/INTP133
TXD0
Output
Serial transmit data output for UART0 and UART1
P22/SO0
TXD1
P25/SO1
RXD0
Input
Serial receive data input for UART0 and UART1
P23/SI0
RXD1
P26/SI1
PWM0
Output
PWM pulse signal output
P20
PWM1
P21
AD0 to AD7
I/O
16-bit multiplexed address/data bus for external memory expansion
P40 to P47
AD8 to AD15
P50 to P57
A16 to A19
Output
High-order address bus used for external memory expansion
P60 to P63
LBEN
Output
External data bus’s low-order byte enable signal output
P90
UBEN
External data bus’s high-order byte enable signal output
P91
R/W
Output
External read/write status output
P92
DSTB
External data strobe signal output
P93
ASTB
External address strobe signal output
P94
HLDAK
Output
Bus hold acknowledge output
P95
HLDRQ
Input
Bus hold request input
P96
ANI0 to ANI7
Input
Analog input to A/D converter
P70 to P77
ANO0, ANO1
Output
Analog output to D/A converter
NMI
Input
Nonmaskable interrupt request input
CLKOUT
Output
System clock output
CKSEL
Input
Input for specifying clock generator’s operation mode
CVDD
WAIT
Input
Control signal input for inserting wait in bus cycle
MODE
Input
Operation mode select
RESET
Input
System reset input
X1
Input
Oscillator connection for system clock. Input is via X1 when using an
X2
external clock.
ADTRG
Input
A/D converter external trigger input
P07/INTP113
AVREF1
Input
Reference voltage input for A/D converter
AVREF2
Input
Reference voltage input for D/A converter
AVREF3
AVDD
Positive power supply for A/D converter
AVSS
Ground potential for A/D converter
CVDD
Positive power supply for on-chip clock generator
CKSEL
CVSS
Ground potential for on-chip clock generator
VDD
Positive power supply
VSS
Ground potential
IC
Internally connected pin (connect directly to VSS)—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com