 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
UPD703003 数据表(PDF) 16 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD703003 数据表(HTML) 16 Page - NEC |
|
|
16 / 82 page  µPD703003 16 Data Sheet U12261EJ2V1DS00 4. CPU FUNCTIONS The CPU employs a RISC-based architecture and uses five-stage pipeline control to enable single-clock execution of almost all instructions. The features of the CPU functions are shown below. • Minimum instruction execution time 30 ns (during internal 33-MHz operation) • Address space: 16-Mbyte linear • General registers: 32 bits × 32 registers • Internal 32-bit architecture • 5-stage pipeline control • Multiply/divide instructions • Saturated operation instructions • 32-bit shift instruction: 1 clock • Long/short format • Four types of bit manipulation instructions • Set • Clear • Not • Test |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
