UPD703003 datasheet(11/82 Pages) NEC

11 / 82 page

µPD703003

Data Sheet U12261EJ2V1DS00

2.3 I/O Circuits of Pins and Processing of Unused Pins

Table 2-1 lists I/O circuit type of respective pins and processing method (recommended connection method) when

not used. Figure 2-1 illustrates the various circuit types using partially abridged diagrams.

When connecting to VDD or VSS via a resistor, a resistance value in the range of 1 to 10 k

Ω is recommended.

Table 2-1. I/O Circuits of Pins and Processing of Unused Pins (1/2)

I/O Circuit Type

Recommended Connection Method

P00/TO110, P01/TO111

Input: Connect to VDD or VSS separately via a resistor

P02/TCLR11, P03/TI11,

Output: Leave open

P04/INTP110 to P07/INTP113/ADTRG

P10/TO120, P11/TO121

P12/TCLR12, P13/TI12

P14/INTP120

P15/INTP121/SO2

P16/INTP122/SI2

P17/INTP123/SCK2

P20/PWM0, P21/PWM1

P22/TXD0/SO0

P23/RXD0/SI0, P24/SCK0

P25/TXD1/SO1

P26/RXD1/SI1, P27/SCK1

P30/TO130, P31/TO131

P32/TCLR13, P33/TI13

P34/INTP130

P35/INTP131/SO3

10-A

P36/INTP132/SI3

P37/INTP133/SCK3

P40/AD0 to P47/AD7

P50/AD8 to P57/AD15

P60/A16 to P63/A19

P70/ANI0 to P77/ANI7

Connect directly to VSS

P90/LBEN

Input: Connect to VDD or VSS separately via a resistor

P91/UBEN

Output: Leave open

P92/R/W

P93/DSTB

P94/ASTB

P95/HLDAK

P96/HLDRQ

P110/TO140, P111/TO141

P112/TCLR14, P113/TI14

P114/INTP140 to P117/INTP143

ANO0, ANO1

Leave open

NMI

Connect directly to VSS

UPD703003 数据表(PDF) 11 Page - NEC

UPD703003 数据表(HTML) 11 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载