数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM0215 数据表(PDF) 78 Page - STMicroelectronics

部件名 PM0215
功能描述  STM32F0xxx Cortex-M0 programming manual
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PM0215 数据表(HTML) 78 Page - STMicroelectronics

Back Button PM0215 Datasheet HTML 74Page - STMicroelectronics PM0215 Datasheet HTML 75Page - STMicroelectronics PM0215 Datasheet HTML 76Page - STMicroelectronics PM0215 Datasheet HTML 77Page - STMicroelectronics PM0215 Datasheet HTML 78Page - STMicroelectronics PM0215 Datasheet HTML 79Page - STMicroelectronics PM0215 Datasheet HTML 80Page - STMicroelectronics PM0215 Datasheet HTML 81Page - STMicroelectronics PM0215 Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 91 page
background image
Core peripherals
PM0215
78/91
Doc ID 022979 Rev 1
4.3.2
Interrupt control and state register (ICSR)
Address offset: 0x04
Reset value: 0x0000 0000
The ICSR:
Provides:
A set-pending bit for the Non-Maskable Interrupt (NMI) exception
Set-pending and clear-pending bits for the PendSV and SysTick exceptions
Indicates:
The exception number of the exception being processed
Whether there are preempted active exceptions
The exception number of the highest priority pending exception
Whether any interrupts are pending.
Caution:
When you write to the ICSR, the effect is unpredictable if you:
Write 1 to the PENDSVSET bit and write 1 to the PENDSVCLR bit
Write 1 to the PENDSTSET bit and write 1 to the PENDSTCLR bit.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
NMIPE
NDSET
Reserved
PEND
SVSET
PEND
SVCLR
PEND
STSET
PENDS
TCLR
Reserved
ISRPE
NDING
Reserved
VECTPENDING[
5:4]
rw
rw
w
rw
w
r
r
r
15
14
13
12
11
10
9
8
7
6
5
4321
0
VECTPENDING[3:0]
Reserved
VECTACTIVE[5:0]
r
r
r
r
rwrwrwrw
rw
rw
Bit 31 NMIPENDSET: NMI set-pending bit.
Write:
0: No effect
1: Change NMI exception state to pending.
Read:
0: NMI exception is not pending
1: NMI exception is pending
Because NMI is the highest-priority exception, normally the processor enter the NMI
exception handler as soon as it registers a write of 1 to this bit, and entering the handler clears
this bit to 0. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is
reasserted while the processor is executing that handler.
Bits 30:29 Reserved
Bit 28 PENDSVSET: PendSV set-pending bit.
Write:
0: No effect
1: Change PendSV exception state to pending.
Read:
0: PendSV exception is not pending
1: PendSV exception is pending
Writing 1 to this bit is the only way to set the PendSV exception state to pending.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com