PM0215 datasheet(9/91 Pages) STMICROELECTRONICS

9 / 91 page

PM0215

About this document

Doc ID 022979 Rev 1

9/91

1.3

About the STM32 Cortex-M0 processor and core peripherals

The Cortex-M0 processor is an entry-level 32-bit ARM Cortex processor designed for a

broad range of embedded applications. It offers significant benefits to developers, including:

●

a simple architecture that is easy to learn and program

●

ultra-low power, energy efficient operation

●

excellent code density

●

deterministic, high-performance interrupt handling

●

upward compatibility with Cortex-M processor family.

The Cortex-M0 processor is built on a highly area and power optimized 32-bit processor

core, with a 3-stage pipeline von Neumann architecture. The processor delivers exceptional

energy efficiency through a small but powerful instruction set and extensively optimized

design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0 processor implements the ARMv6-M architecture, which is based on the 16-

bit Thumb® instruction set and includes Thumb-2 technology. This provides the exceptional

performance expected of a modern 32-bit architecture, with a higher code density than other

8-bit and 16-bit microcontrollers.

Figure 1.

STM32 Cortex-M0 implementation

The Cortex-M0 processor closely integrates a configurable nested vectored interrupt

controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

●

includes a non-maskable interrupt (NMI)

●

provides zero jitter interrupt option

●

provides four interrupt priority levels.

The tight integration of the processor core and NVIC provides fast execution of interrupt

service routines (ISRs), dramatically reducing the interrupt latency. This is achieved through

the hardware stacking of registers, and the ability to abandon and restart load-multiple and

store-multiple operations. Interrupt handlers do not require any assembler wrapper code,

removing any code overhead from the ISRs. Tail-chaining optimization also significantly

reduces the overhead when switching from one ISR to another. To optimize low-power

designs, the NVIC integrates with the sleep modes, including a deep sleep function that

enables the entire device to be rapidly powered down.

&RUWH[0SURFHVVRU

&RUWH[0

SURFHVVRU

FRUH

%XVPDWUL[

1HVWHG

9HFWRUHG

,QWHUUXSW

&RQWUROOHU

19,&

,QWHUUXSWV

'HEXJ

$FFHVV3RUW

'$3

$+%/LWHLQWHUIDFHWRV\VWHP

6HULDO:LUH

'HEXJ

'HEXJJHU

LQWHUIDFH

%UHDNSRLQW

DQG

ZDWFKSRLQW

XQLW

&RUWH[0FRPSRQHQWV

069

PM0215 数据表(PDF) 9 Page - STMicroelectronics

PM0215 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载